

## **AP-579**

## APPLICATION NOTE

## **Pentium® Processor Flexible Motherboard Design Guidelines**

June 1997

Order Number: 243187-002

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Pentium<sup>®</sup> processor may contain design defects or errors known as errata. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect IL 60056-7641

or call 1-800-879-4683 or visit Intel's website at http://www.intel.com

Copyright © Intel Corporation 1996, 1997.

Third-party brands and names are the property of their respective owners.

### CONTENTS

### PAGE

1.0. INTRODUCTION	5
1.1. Benefits of a Flexible Motherboard	7
2.0. PROCESSOR DESIGN CONSIDERATIONS	7
2.1. Overview of the Pentium <sup>®</sup> Processor Family	8
2.2. Pinout Considerations	9
2.3. Processor Identification1	0
3.0. FLEXIBLE MOTHERBOARD IMPLEMENTATION1	1
3.1. Voltage Supply Implementation Overview1	1
3.2. The Distinct Power Planes1	1
3.3. Split Plane Processor/Unified Plane Processor Design Configurations1	3
3.4. Power Plane Connections and Voltage Regulator Shutdown1	5
3.5. Voltage Supply Implementation Options1	8
3.5.1. 2.8V/3.3V AUTO-CONFIGURABLE REGULATOR1	6
3.5.2. 2.8V REGULATOR AS A BUILD OPTION1	9
3.5.3. SAFEGUARDING PENTIUM <sup>®</sup> PROCESSOR WITH MMX™ TECHNOLOGY ON THE FLEXIBLE MOTHERBOARD2	20
3.6. Split Power Plane Layout2	21
3.7. Decoupling2	2
3.7.1. BULK DECOUPLING2	23
3.7.2. HIGH FREQUENCY DECOUPLING 2	:3
3.7.3. DECOUPLING RECOMMENDATIONS2	23
3.7.4. PLACEMENT OF DECOUPLING CAPACITORS2	24
3.8. Signal Routing Guidelines2	26

	PAGE
3.9. Thermal and Physical Space Considerations	27
3.9.1. VOLTAGE REGULATOR THER	
DESIGN CONSIDERATIONS	
3.9.2. DESKTOP SYSTEM THERMAL	
DESIGN CONSIDERATIONS	27
3.10. BIOS/Software Considerations	28
3.11. Dual Processor Design Consideration	ns29
A1.0. VOLTAGE REGULATOR MODULE	33
A1.1. Header 7	34
A1.2. Shorting Block or Pass-Through Mo	dule35
A1.3. VRM for Processors Running at VRI	E 35
A1.4. VRM for Pentium <sup>®</sup> Processor with M	1MX™
Technology	35
A1.5. VRM Header Placement	35
A2.0. VOLTAGE REGULATOR MODULE HEADER PIN DIAGRAM	32
A3.0. VOLTAGE REGULATOR MODULE C PIN REFERENCE	
B1.0. SOCKET 7 PIN DIAGRAM	39
B2.0. SOCKET 7 QUICK PIN REFERENCE	41
C1.0. LINEAR AND SWITCHING REGULA SOLUTIONS	
D1.0. REGULATOR VENDOR SOLUTIONS CONTACT LIST	
E1.0. LIST OF RELATED TOOLS & COLLATERAL	51
E1.1. Public Documentation	53
E1.2. Collateral Available Under Non-Disc Agreement	losure
5	54

E2.0. REFERENCES......54

### AP-579

# intel®

#### FIGURES

Figure 1. Pentium <sup>®</sup> Proc Motherboard	cessor Flexible
Figure 2. EAX Bit Assign	nments for CPUID10
Pentium <sup>®</sup> Pro	ower Planes in a Desktop cessor Flexible 12
	cessor Family Power eristics14
	Current Flow vs. Split Flow15
Figure 6. Use of MOSFE Connect/Disco	ETs to onnect Power Planes16
Figure 7. Regulator Shu	tdown Phenomenon17
Figure 8. Auto-configura Solution	ble Voltage Regulator 18
Figure 9. 2.8V Voltage F Build Option	Regulator Designed as a20
Figure 10. External Safe Processor from	eguard Circuit to Prevent n Booting21
Figure 11. External Safe Output Voltage	guard by Reducing the
Figure 12. Processor Po	ower Island Layout22
Figure 13. Typical Capa	citor Characteristics25
Figure 14. Example of F Capacitor Place	Processor Decoupling cement26
	Physical Space for Pentium OverDrive <sup>®</sup> nMMX™ Technology28
Figure 16. Layout of a D Motherboard	P Flexible 30
Figure 17. Voltage Regu	lator Modules33
VRM Pinout Top Side Vi	ew36
Socket 7 Pinout-Top Si	de View
	de View40

### TABLES

Table 1.	Pentium <sup>®</sup> Processors and Pentium OverDrive <sup>®</sup> Processors and Their Key Differences	y a		
Table 2	BF1-0 Core/Bus Ratio Selection Pins.			
	CPUID Information			
	The Three Types of Pentium <sup>®</sup> Processor Power Planes			
Table 5.	Decoupling Recommendations for Processor Core and I/O Voltage Islands	.23		
Table 6.	Typical Processor Voltage Supply Configuration with VRM	.34		
2.8V/3.3	V/VRE Linear Regulator Solutions	.43		
2.8V/3.3	V/VRE Switching Regulator Solutions	.45		
On-boar	d Regulators	.47		
Voltage	Regulator Modules	.48		
Socket 7	48			
Header 7	749			
Decoupli	ng Capacitors	.49		
Shorting Blocks				
Resistors50				
3.3V Clock Driver Suppliers51				
Product Information54				
System Design Documentation54				
System I	Design Tools	.54		

### 1.0. INTRODUCTION

This document provides guidelines for designing a Pentium<sup>®</sup> processor family flexible motherboard. The Pentium processor family flexible motherboard, as shown in Figure 1, is a single motherboard design that can support the various members of the Pentium processor family including Pentium processors 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, Pentium processors with MMX<sup>™</sup> technology, Pentium OverDrive® processors, and future Pentium OverDrive processors with MMX technology.




Figure 1. Pentium® Processor Flexible Motherboard

The Pentium processor family flexible motherboard should support the following features:

- Split Power Islands: The Pentium processor family flexible motherboard should accommodate split (separate) power islands to accept processors that have split core and I/O voltage planes. The Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 and Pentium OverDrive processor have a unified core and I/O power plane internal to the processor package. The Pentium processor with MMX technology and the future Pentium OverDrive processor with MMX technology have split power planes internal to the processor with MMX technology receive two different voltages (i.e., 2.8V for the Core and 3.3V for the I/O).
- 3.3V Power Source: Pentium processors 75/90/ 100/120/133/150/166/200, Pentium OverDrive processors and future Pentium OverDrive processor with MMX technology receive 3.3V ( 3.135 – 3.6V) from the processor socket for operation. The Pentium processor family flexible motherboard should provide 3.3V by using a system power supply unit or a voltage regulator.
- 2.8V Power Source: The Pentium processor with MMX technology receives 2.8V (±100 mV) for its core. The Pentium processor family flexible motherboard should provide support for a 2.8V power source through either an on-board 2.8V voltage regulator or a Voltage Regulator Module (see Appendix A).
- Socket 7: The Pentium processor family flexible motherboard should implement a Socket 7. Pin assignments vary according to processors, and Socket 7 is a processor socket designed to accept all processors in the Pentium processor family (i.e., Pentium processors 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200. Pentium OverDrive processors. Pentium processors with MMX technology and future Pentium processors with MMX technology) regardless of their differences in pin assignments or power plane implementation. Socket 7 is a 321-pin ZIF socket and is a superset of the older 320-pin Socket 5. Socket 7 provides the option and capability to support both unified-plane processors and split-plane, dual-voltage supply processors and requires that CLK and PICCLK be driven at 3.3V levels. Socket 7 electrical specifications list the maximum current for the future Pentium processors with MMX

technology upgradability as 5.0A at 3.3V; however, the Pentium processor with MMX technology has a core current draw of 5.7A at 2.8V.

#### NOTE

The current draw is processor dependent and any processor belonging to the Pentium processor family may be utilized in a Socket 7 provided the system design provides adequate current.

- Local Decoupling: Pentium processors 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, Pentium OverDrive processors, Pentium processors with MMX technology and future Pentium OverDrive processors with MMX technology may cause rapid fluctuation of current during transitions between "low-power" states and "active" states. The Pentium processor family flexible motherboard provides accurate and adequate decoupling capacitors near the processor socket to prevent violation of the voltage supply range specification.
- Multiple Bus Frequencies: Pentium processors 75/90/100/120/133/150/166/200, Pentium OverDrive processors, and future Pentium OverDrive processors with MMX technology support external bus frequencies of 50 MHz, 60 MHz and 66 MHz. The Pentium processor with MMX technology supports external bus frequencies of 60 MHz and 66 MHz. The Pentium processor family flexible motherboard is implemented with system logic compatible with the AC timing parameters at these bus frequencies.
- Bus-to-Core Ratio: The Pentium processor family flexible motherboard should provide jumpers for bus fraction pin strapping options to allow for flexibility in configuring the external bus frequency to internal core frequency ratio. The bus-to-core ratios can be either 1/3, 2/5, 1/2 or 2/3. In order to support all Pentium processors 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 and Pentium processors with MMX technology, selection jumpers should allow a high or low logic setting for both bus fraction pins (BF1 and BF0).

#### NOTE

Not all Pentium OverDrive processors and future Pentium OverDrive processors with MMX technology internally configure the bus fraction, and jumper changes are not required when a Pentium OverDrive processor or a future Pentium OverDrive processor with MMX technology is installed in a Socket 7 system.

- Thermal and Mechanical Specifications: The Pentium processor family flexible motherboard should be designed to meet the thermal and mechanical specifications of the Socket 7 Specification, Rev. 3.0.
- BIOS Support: Each processor stepping is assigned a unique identification and feature signature. The execution of the CPUID instruction will retrieve these signatures for identification. The Pentium processor family flexible motherboard provides a system BIOS capable of supporting all Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, Pentium OverDrive processors, Pentium processors with MMX technology and future Pentium processors with MMX technology steppings. Through the use of the CPUID instruction, the BIOS can determine whether the processor supports certain features like APIC or MMX technology. (For more details, refer to application note AP-485, Intel Processor Identification with the CPUID Instruction. See Appendix E.)
- 3.3V Clock Drivers: Clock inputs on Pentium ٠ processors 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, Pentium OverDrive processors, Pentium processors with MMX technology and future Pentium OverDrive processors with MMX technology can accept 3.3V clock drivers but not all are 5V tolerant. The Pentium processor family flexible motherboard provides a 3.3V clock driver (for CLK and PICCLK) to ensure compatibility with all Pentium processors 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, Pentium OverDrive processors, Pentium processors with MMX technology and future Pentium OverDrive processors with MMX technology.

### Benefits of a Flexible Motherboard

1.1.

Producing a flexible motherboard design for the Pentium processor family offers several benefits:

- Offers various price/performance options: One flexible design, when populated by different members of the Pentium processor family, can provide a wide range of price/performance options. Flexibility can also be achieved through assembly time options for other components on the motherboard. For example, external caches may use asynchronous SRAM for cost effectiveness or pipelined burst SRAM for higher performance. Synchronous burst DRAM may replace extended data out (EDO) DRAM as main memory to maintain performance in costeffective platforms with optional external cache memory.
- Reduces design and validation effort associated with multiple designs: The board does not have to be revised for every proliferation of the processor thus reducing design and validation efforts. Instead, one board is designed to accept various processors that can be populated at build-time.
- Reduces inventory and manufacturing costs: Only one motherboard design has to be manufactured and has to be maintained in inventory. This reduces the overall inventory management and manufacturing costs. For a varying product demand, the board can be populated with the appropriate processor to meet the current market demand.
- Reduces debug and technical support costs: Instead of several, only one motherboard has to be debugged. The field engineers and other support personnel need only to be trained on one base motherboard design thus reducing overall technical support efforts.

### 2.0. PROCESSOR DESIGN CONSIDERATIONS

This chapter describes the differences between the various processors that need to be considered when designing a Pentium processor family flexible motherboard.

### 2.1. Overview of the Pentium<sup>®</sup> Processor Family

Table 1 shows the members of the Pentium processor family that are supported on the flexible motherboard and highlights their respective electrical/thermal specifications. The following is a brief description of the Pentium processors 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, Pentium OverDrive processors, Pentium processors with MMX **OverDrive** future Pentium technology and processors with MMX technology processors that are supported on the flexible motherboard. Please refer to Appendix E in order to obtain specifications for each processor.

The Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 is a 3.3V processor that operates at 75, 90, 100, 120, 133, 150, 166 and 200 MHz core speeds (50, 60, and 66 MHz external bus speeds). This is a unified plane processor that uses 3.3V [Standard (3.135V - 3.6V) or VRE (3.4V - 3.6V) voltage] for all V<sub>CC</sub> pins.

The Pentium processor with MMX technology 166/200 is the newest addition to the Pentium processor family. Several architectural enhancements have been made: the internal data and code cache sizes have each been doubled from 8 Kbytes to 16 Kbytes, the branch prediction has been improved, and support for Intel MMX technology has been added. MMX technology is an extension to the Intel Architecture (IA) instruction set which adds 57 new opcodes and a new MMX register set. The Pentium processor with MMX technology operates at core frequencies of 166 and 200 MHz (60 and 66 MHz external bus speeds). The Pentium processor with MMX technology uses 2.8V for its internal core while its I/O operates at 3.3V (to provide full compatibility with existing chipset and SRAM). It is pin, package, and functionally compatible with the Pentium processor 75 / 90 / 100 /120/133/150/166/200 and is operating system transparent. The Pentium processor with MMX technology's CLK and PICCLK buffers are not 5V tolerant and should only use 3.3V clock inputs.

The Pentium OverDrive processor 125/150/166 is the upgrade processor for the Pentium processor 75/90/100-based systems. It plugs into either Socket 5 or Socket 7 based designs. Pentium OverDrive processors are end-user, single-chip processor upgrade products for Pentium processor systems that speed up nearly all software applications and are binary compatible with the Pentium processor.

The future Pentium OverDrive processor with MMX technology 125/150/166/180/200 is the end-user, single chip, processor upgrade for the Pentium processor 75/90/100/120/133-based Socket 5 or Socket 7 designs. The future Pentium OverDrive processor with MMX technology 180/200 can also upgrade Pentium processor 150/166/180/200-based designs to MMX technology, but with a lower overall performance increase. The 200 MHz future Pentium OverDrive processor with MMX technology will only be supported by Socket 7-based designs.

### 2.2. Pinout Considerations

For the processors that are supported on the flexible motherboard, most of the signals are compatible to each other. The differences are noted below:

- V<sub>CC2</sub>, V<sub>CC3</sub>: On the Pentium processor with MMX technology, the internal bus logic is isolated from the core logic so that the core can run at a lower voltage (2.8V) in order to obtain faster core frequencies and reduce overall power consumption. The bus logic remains at 3.3V to remain compatible with existing chipsets and cache SRAM. The voltage for the core logic is supplied through the V<sub>CC2</sub> pins and the voltage for the bus logic is supplied through the V<sub>CC3</sub> pins. The motherboard design therefore splits the processor power plane into a separate 2.8V core voltage island and a 3.3V I/O voltage island.
- VCC2DET#: This is a new signal defined on the Pentium processor with MMX technology to indicate to the system that the processor installed in the processor socket uses an isolated 2.8V core supply on the V<sub>CC2</sub> pins. This pin is internally connected to ground on the Pentium processor with MMX technology. On Pentium processors 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, Pentium OverDrive processors, and future Pentium OverDrive processors with MMX

tech	nology, this	pin is	defined	as	INC (Int	ernal
No	Connect).	This	signal	is	pulled	high

externally on the flexible motherboard or left as a no connect otherwise.

	Pentium <sup>®</sup> Processor	Pentium Processor with MMX™ Technology	Pentium OverDrive <sup>®</sup> Processor	Future Pentium OverDrive Processor with MMX Technology
Core Frequency	75, 90, 100, 120, 133, 150, 166, 200	166, 200	125, 150, 166	125, 150, 166, 180, 200 <sup>(7)</sup>
Bus Frequency	50, 60, 66	60, 66	50, 60, 66	50, 60, 66
Frequency Ratio	1/2, 2/3, 2/5,1/3	2/5,1/3	2/5 (4)	2/5, 1/3 <sup>(4)</sup>
Clock Level	3.3V or 5V	3.3V	3.3V or 5V	3.3V or 5V (7)
Core Supply	3.135V – 3.60V (STD); 3.40V – 3.60V (VRE)	2.7V – 2.9V	3.135 – 3.6V	
I/O Supply	3.135V – 3.60V (STD); 3.40V – 3.60V (VRE)	3.135V – 3.60V	3.135 – 3.6V	
I <sub>CC2</sub> <sup>(1, 5)</sup>	Connected to I <sub>CC3</sub>	5700mA (200 MHz) 4750mA (166 MHz)	Connected to $I_{CC3}$	Note (6)
I CC3 <sup>(2, 5)</sup>	4600mA (200 MHz) 2650mA (75 MHz)	650mA (200 MHz) 540mA (166 MHz)	4330mA	5000mA (200 MHz) <sup>(6)</sup> 4330mA(125–180 MHz)
I CC5 (3, 5)	Not Applicable	200mA	200mA	
Max. Power <sup>(5)</sup>	15.5W (200 MHz)	15.7 W (200 MHz)	15.0 W	17.0W (200 MHz) 15.0W (125–180 MHz)
No. of $V_{CC2}$ Pins	None	25	None	28
No. of $V_{CC3}$ Pins	53	28	60	32
No. of $V_{CC5}$ Pins	None	2	2	
External Plane Type	Unified	Split	Unified	Unified or Split
Internal Plane Type	Unified	Split	Unified	Split
Package Type	296-pin PPGA or CPGA	296-pin PPGA or CPGA	320-pin CPGA	320-pin CPGA

Table 1. Pentium <sup>®</sup> Processors and Pentium OverDrive <sup>®</sup> Processors ar	d Their Key Differences
---	-------------------------

#### NOTES:

1. I  $_{CC3}$  refers to V $_{CC3}$  (I/O) supply current.

- 2.  $I_{CC2}$  refers to  $V_{CC2}$  (Core) supply current.
- 3. I <sub>CC5</sub> refers to 5V supply current. This is used to power the fan/heatsink on the Pentium® OverDrive® processors.
- 4. Pentium OverDrive processors and future Pentium OverDrive processors with MMX<sup>™</sup> technology do not require the bus frequency ratio to be changed when upgraded.
- 5. The number shown represents worst case or maximum current/power at highest available frequency.
- 6. When the future Pentium OverDrive processor with MMX technology is installed in split plane designs, 4600 mA at 3.3V is drawn through  $V_{CC2}$  pins and 400 mA from  $V_{CC3}$  pins.
- 7. The 200 MHz future Pentium OverDrive processor with MMX technology will only be supported in Socket 7 designs.

- BF1-0: The bus fraction selection pins determine the bus to core frequency ratio. The BF pins are sampled by the processor at RESET, and will not be sampled by the processor again until another cold-boot (1ms) assertion of RESET. The signal on the BF pins is not an indication of the bus speed, only the ratio of the processor core with respect to the bus. The Pentium OverDrive processor and future Pentium OverDrive processor with MMX technology do not require the BF pins to be changed when upgraded and will operate properly with the bus fraction ratio selected for the processor being replaced. Table 2 summarizes the operation of the BF pins on Pentium processors 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 and Pentium processors with MMX technology.
- CLK, PICCLK: The clock inputs on the Pentium processor with MMX technology are not 5V tolerant. The clock inputs to the processor on the flexible motherboard are driven by an appropriate 3.3V clock driver. Driving the clock at 3.3 volts is also compatible with the Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, the Pentium OverDrive processor, and the future Pentium OverDrive processor with MMX technology.

### 2.3. Processor Identification

The CPUID instruction is used to provide information to the BIOS and other software about the vendor, family, model, and stepping of the processor. An input value of 1 loaded into the EAX register prior to executing the CPUID instruction will return the identification signature in the EAX register. Figure 2 shows the EAX bit assignment for the CPUID instruction. (For more details, refer to application note AP-485, Intel Processor Identification with the CPUID Instruction. See Appendix E.)

31	14	13 12	211	8	7	4	3	0
0 (reserved)		type	fam	ily	mo	del	step	ping
								318702

#### Figure 2. EAX Bit Assignments for CPUID

Table 3 provides the CPUID information for the different processors that are supported on the flexible motherboard.

BF1 Value <sup>(5)</sup>	BF0 Value <sup>(5)</sup>	Pentium <sup>®</sup> Processor 75 / 90 / 100 / 120 / 133 / 150 / 166 200 Frequency Ratio	Pentium Processor with MMX™ Technology Frequency Ratio
0	0	2/5 <sup>(2)</sup>	2/5 <sup>(2)</sup>
0	1	1/3	1/3
1	0	1/2 (3)	1/2 <sup>(3)</sup> (Default)
1	1	2/3 <sup>(4)</sup> (Default)	Reserved

Table 2. BF1-0 Core/Bus Ratio Selection Pins
--

#### NOTES:

1. The Pentium processors with a maximum rated core frequency of less than 75 MHz have only one bus fraction ratio defined – (1:1).

 The 2/5 ratio is defined on the Pentium<sup>®</sup> processor with MMX<sup>™</sup> technology and Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200.

Defaults to 1/2 ratio if BF1 and BF0 are left unconnected on the Pentium processor with MMX technology. On the Pentium
processor with MMX technology, the BF1 pin has an internal pull-up resistor, and the BF0 pin has an internal pull-down
resistor.

 Defaults to 2/3 ratio if BF1 and BF0 are left unconnected on Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200. On the Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, the BF1 and BF0 pins have internal pull-up resistors.

5. The value of external pull-down resistors used on the BF0/BF1 pins should be 500 ohms or less. The value of external pull-up resistors used on the BF0/BF1 pins should be 2.2 Kohms or less.

Type Bits(13:12)	Family Bits(11:8)	Model Bits(7:4)	Stepping Bits(3:0)	Description
00	0101	0010	хххх	Pentium <sup>®</sup> processors (75, 90, 100, 120, 133, 150, 166, 200)
00	0101	0100	хххх	Pentium processor with MMX <sup>™</sup> technology (166, 200)
00 (1)	0101	0010	хххх	Pentium OverDrive <sup>®</sup> processor for Pentium processor (75, 90, 100)
01	0101	0100	хххх	Future Pentium OverDrive processor with MMX technology for Pentium processor (75, 90, 100, 120, 133, 150, 166, 200

#### Table 3. CPUID Information

#### NOTES:

1. The definition of the type field for the OverDrive<sup>®</sup> processor is 01. An errata on the Pentium<sup>®</sup> OverDrive processor will always return 00 as the type.

## 3.0. FLEXIBLE MOTHERBOARD IMPLEMENTATION

This chapter describes the implementation of a split plane flexible motherboard using Socket 7.

#### 3.1. Voltage Supply Implementation Overview

In order to support the various members of the Pentium processor family with different voltage requirements, the flexible motherboard should include provisions for both 2.8V and 3.3V supply voltages for the processor.

The power supply pins on the Pentium processor with MMX technology are split into separate  $V_{CC2}$  and  $V_{CC3}$  pins. Socket 7 definition splits the 60  $V_{CC}$  pins on Socket 5 into 28  $V_{CC2}$  pins and 32  $V_{CC3}$  pins. These pins are connected appropriately to the processor core voltage island and processor I/O voltage island. The Pentium processor with MMX technology uses 5.7A at 2.8V (200 MHz) for its core from the supply voltage solution. The 3.3V I/O voltage for the Pentium processor with MMX technology is supplied by the system (either through the 3.3V power supply or through a 3.3V voltage regulator on the motherboard).


The voltage provided to the core of the future Pentium OverDrive processor with MMX technology is supplied by a voltage regulator, internal to the OverDrive processor package, powered by 3.3V on the  $V_{CC2}$  pins. The I/O is powered directly from the 3.3V  $V_{CC3}$  pins. The voltage supply solution on the flexible motherboard supplies a minimum of 0.4A at 3.3V on  $V_{CC3}$  and 4.6A at 3.3V on  $V_{CC2}$  to support the 200 MHz future Pentium OverDrive processor with MMX technology. It is not required that both power planes be supplied by the same source. In addition, the Pentium OverDrive processor and future Pentium OverDrive processor with MMX technology also use a +5V supply to power the fan/heatsink.

In a typical single processor system, the 3.3V power supply uses approximately 7A to power all the 3.3V components (i.e. processor, cache and chipset). In the 200 MHz Pentium processor with MMX technology, the 2.8V regulator draws up to approximately 5.7A at 2.8V for the processor core while the 3.3V power supply should require approximately 2A at 3.3V for the cache and chipset. Additional 3.3V devices such as 3.3V DRAM may require additional power. Actual power requirements should be calculated for the specific design.

### 3.2. The Distinct Power Planes

A typical desktop flexible motherboard contains a maximum of four different power planes. Any Pentium processor will directly plug into two of these planes (V<sub>CC2</sub>, V<sub>CC3</sub>) and may be indirectly connected to the 3.3V power supply ( $3V_{POWER}$  SUPPLY) through the V<sub>I/O</sub> (V<sub>CC3</sub>) power plane. See Figure 3. For the most economically flexible motherboard design, it is recommended that the V<sub>I/O</sub> plane simply be connected to the

motherboard's 3V<sub>POWER SUPPLY</sub> by jumpers or 0 $\Omega$  resistors. Therefore, excluding the main 5V power plane, the Pentium processor family flexible motherboard may have a minimum of two distinct motherboard power planes: V<sub>CORE</sub> and V<sub>I/O</sub> + 3V<sub>POWER SUPPLY</sub>. However, some board designers may power the V<sub>I/O</sub> plane with VRE voltage instead and keep it isolated from the 3V<sub>POWER SUPPLY</sub>. This will then maintain the total possibility of four separate power planes.





The power plane distinctions are described below.

V<sub>CORE</sub> — This power plane is connected to the V<sub>CC2</sub> power pins on the Pentium processor family's Socket 7 connector (see Figure 3). When a Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 is installed in the system, this plane will typically be connected to the  $V_{I/O}$  plane through  $0\Omega$  resistors, jumpers, or the internal power plane of the Pentium processor. However, in the case of the Pentium processor with MMX technology, the V<sub>CC2</sub> and V<sub>CC3</sub> planes remain completely electrically separate. Also, the future Pentium OverDrive processor with MMX technology will not connect V<sub>CC2</sub> and V<sub>CC3</sub> through its internal power planes. Depending upon which processor is being supported, the V<sub>CC2</sub> plane may require either a discrete 2.8V voltage regulator, or a configurable 2.8V/3.3V/VRE voltage regulator. The VCC2DET# signal can be used to select between 2.8V and 3.3V/VRE on the configurable VCORE voltage regulator. The V<sub>CORE</sub> power plane uses a voltage regulator that can supply at least 5.0A at 3.3V for a Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 and at least 5.7A at 2.8V for a Pentium processor with MMX technology.

 $V_{I/O}$  — This power plane is connected to the  $V_{CC3}$ power pins on the Pentium processor family's Socket 7 connector. The V<sub>I/O</sub> plane may also be connected to the motherboard's 3VPOWER SUPPLY plane (if the motherboard power supply is used instead of a 3.3V/VRE voltage regulator). Therefore, the V<sub>I/O</sub> plane may require either an electrical connection to the motherboard's 3VPOWER SUPPLY, or its own discrete 3.3V/VRE voltage regulator. When isolated from the 3VPOWER SUPPLY, the processor's V<sub>CC3</sub> pins may only require as little as 0.65A (at 200 MHz) as is the case in the Pentium processor with MMX technology. However, in order to minimize the number of discrete 3.3V voltage regulators in a flexible motherboard, it is recommended that the  $V_{I/O}$  plane connect the processor's V<sub>CC3</sub> pins with the motherboard's L2 cache, chipset and any 3.3V DRAM. Since the Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 (a unified-plane processor) has its V<sub>CORE</sub> + V<sub>I/O</sub> plane supplied with VRE voltage, the  $V_{CORE} + V_{I/O}$  plane may need to be isolated from the 3.3V components and 3VPOWER SUPPLY. See Figure 5. An auto-configurable flexible should make motherboard provisions for connecting/disconnecting the VI/O and 3VPOWER SUPPLY in order to accommodate processors running on VRE voltage or 3.3V voltage (see next section).

 $3V_{POWER SUPPLY}$  — This power plane is the motherboard's 3.3V power plane (not to be confused with the motherboard's 5V power plane). This typically powers the 3.3V cache, chipset and DRAM components on the Pentium processor family flexible motherboard. In cost effective motherboards, the  $3V_{POWER}$  supply is typically connected to the  $V_{I/O}$  power plane; however, if the processor is a unified-plane processor, this plane will then be connected to both the  $V_{I/O}$  and  $V_{CORE}$  power planes as well (see next section). In a split plane, dual voltage processor, like the Pentium processor with MMX technology, the  $3V_{POWER}$  supply plane will be separated from the  $V_{CORE}$  power plane.

#### NOTE

The future Pentium OverDrive approcessor with MMX technology will not internally connect  $V_{CORE}$  to  $V_{I/O}$ .

5V<sub>POWER SUPPLY</sub>— This is the motherboard's 5V power plane. This plane will power the 5V components such as DRAM, keyboard controller, mouse, FLASH BIOS memory, TTL Logic, and some I/O bus components and connectors.

#### 3.3. Split Plane Processor/Unified Plane Processor Design Configurations

Currently, the Pentium processor family line may be divided into three power plane categories (*see Figure 4 and Table 4*):

The Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 and Pentium OverDrive processor have an internal unified power plane. This means that the V<sub>CC2</sub> and V<sub>CC3</sub> power pins are connected to a single power plane internal to the processor package. The processor may be operated by applying 3.3V/VRE to both the V<sub>CC2</sub> power pins and V<sub>CC3</sub> power pins simultaneously, or by applying 3.3V/VRE power to either the V<sub>CC2</sub> pins or the V<sub>CC3</sub> pins separately. Since the internal power plane is unified, the power from the V<sub>CC2</sub> pins will flow to the V<sub>CC3</sub> pins and vice-versa.

In designing flexible motherboard options, the  $V_{CORE}$  and  $V_{I/O}$  power planes may be electrically isolated or they may be shorted together by jumpers or  $0\Omega$  resistors. In the case where the V<sub>CORE</sub> and V<sub>I/O</sub> power planes are isolated (and there are no jumpers or  $0\Omega$  resistors to combine the two motherboard power planes), the Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 and Pentium OverDrive processor will serve as the means of conduction that shorts the two power planes together provided the current flow through the processor does not exceed 8A. See Figure 5. This scenario would never occur with a Pentium processor with MMX technology, nor with a future Pentium OverDrive processor with MMX technology, because of their internal split power plane design.




Figure 4. Pentium<sup>®</sup> Processor Family Power Plane Characteristics

Table 4. The Three Ty	pes of Pentium <sup>®</sup> Processor Power Planes
<b>0</b> /	-

Category	Processor
Unified Plane processors with Single Voltage Input ( $V_{CC} = 3.3V/VRE$ )	Pentium <sup>®</sup> processors 75 / 90 / 100 / 120 / 133 / 150 / 166 200 MHz, Pentium OverDrive <sup>®</sup> processors 125/150/166 MHz
Split-Plane processors with Dual Voltage Input ( $V_{CC2}$ = 2.8V & $V_{CC3}$ = 3.3V/VRE)	Pentium processors with MMX™ technology (166, 200 MHz)
Split-Plane processors with Single Voltage Input (V <sub>CC</sub> =3.3V/VRE)	Future Pentium OverDrive processors with MMX technology 125/150/166/180/20C MHz




Figure 5. Unified Plane Current Flow vs. Split Plane Current Flow

The Pentium processor with MMX technology has an internal split power plane which means that the  $V_{CORE}$  and  $V_{I/O}$  power planes, which are internal to the processor package, are electrically isolated. For proper processor operation, the  $V_{CC2}$  pins have to be supplied with 2.8V while the  $V_{CC3}$  pins have to be supplied simultaneously with 3.3V/VRE.


The future Pentium OverDrive processor with MMX technology also has an internal split power plane which means that the  $V_{CORE}$  and  $V_{I/O}$  power planes, internal to the processor package, are also electrically isolated. In order to properly operate this OverDrive processor, the  $V_{CC2}$  pins and  $V_{CC3}$  pins must always be powered simultaneously with 3.3V/VRE.


#### NOTE

The two power planes do not have to be powered by the same voltage source.

#### 3.4. Power Plane Connections and Voltage Regulator Shutdown

As a flexible motherboard option, the two V<sub>CORE</sub> and V<sub>I/O</sub> power planes have the option of being connected via 0 $\Omega$  resistors, jumpers, a Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 or Pentium OverDrive processor, shorting blocks, or even MOSFETs (see Figure 6). MOSFETs are typically implemented in flexible motherboards with an auto-detect circuit and are an ideal solution for designing in an "automatic" power plane selection device using VCC2DET# as an input.





If a unified-plane processor is plugged into a flexible motherboard with two voltage regulators, one of the voltage regulators may "shut down". The voltage regulator attached to the V<sub>CC2</sub> power pins will always have a much higher current rating than the voltage regulator attached to the V<sub>CC3</sub> power pins because the V<sub>CC2</sub> plane directly powers the processor core. When a Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 or Pentium OverDrive processor is plugged into the system, the current will flow from the  $V_{CC2}$  plane to the  $V_{CC3}$ power plane and shut down the weaker voltage regulator (the weaker voltage regulator will detect the increased current and shut itself down). This is acceptable provided the 8A maximum specification for current flow across a unified plane processor is maintained (see Figure 7). However, when a split plane processor, like the Pentium processor with MMX technology or the future Pentium OverDrive processor with MMX technology, is inserted in the socket, the two regulators are electrically isolated and each continues to function. Also, the designer may design the motherboard such that the two

voltage regulators current share; however, this is an implementation specific option and up to the designer's discretion.

### 3.5. Voltage Supply Implementation Options

There are several voltage supply implementation options to support all the different Pentium family processors on the flexible motherboard. The following options will be discussed in this section:

- 1. Using a 2.8V/3.3V auto-configurable voltage regulator.
- 2. Using an on-board 2.8V regulator as a build option.
- 3. Using the Voltage Regulator Module (VRM). Refer to Appendix A.

## 3.5.1. 2.8V/3.3V AUTO-CONFIGURABLE REGULATOR

An auto-configurable regulator circuit is an option for supply voltage implementation on the flexible motherboard. This approach allows all Pentium processors 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, Pentium OverDrive processors, Pentium processors with MMX technology, and future Pentium OverDrive processors with MMX technology to be easily supported without the need for any jumper/resistor configuration. Figure 8 shows two regulators that work together to form an autoconfigurable voltage solution.




Figure 7. Regulator Shutdown Phenomenon




Figure 8. Auto-Configurable Voltage Regulator Solution

The VCC2DET# pin, defined on the Pentium processor with MMX technology and Socket 7, is used to steer the voltage regulator supplying the processor core to the correct voltage depending on which processor is in the socket. On the Pentium processor with MMX technology, the VCC2DET# pin is always driven low (or grounded). On the Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, Pentium OverDrive processor and future Pentium OverDrive processor with MMX technology, this pin is an internal no connect; therefore, the VCC2DET# signal trace needs an external pull-up resistor so that the autoconfigurable regulator circuit does not confuse a Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 with a Pentium processor with MMX technology and apply the incorrect input voltages.

When a unified-plane processor (Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 or Pentium OverDrive processor) is plugged into a Socket 7 in the auto-configurable system, the following events take place:

- 1. The VCC2DET# signal is not asserted and the 2.8V/3.3V/VRE voltage regulator toggles to either 3.3V or VRE voltage.
- 2. The  $V_{CORE}$  and  $V_{I/O}$  power planes automatically become electrically shorted ( $V_{CORE} + V_{I/O}$ ) because the processor unifies these two planes internal to the package. This is within processor specification provided that the total sum of electrical current flowing through the processor does not exceed 8A. The 2.8V/3.3V/VRE voltage regulator would have to be sized to accommodate the current draw of any other components attached to the  $V_{CORE} + V_{I/O}$  plane. The 8A of current should be adequate to power the processor, cache and chipset.
- 3. The 3.3/VRE voltage regulator will then shut itself down as it detects the power flow of the much larger 2.8/3.3V/VRE voltage regulator.

When a split-plane, dual voltage processor (Pentium processor with MMX technology) is plugged into a

Socket 7 in the auto-configurable system, the following events take place:

- 1. The VCC2DET# signal is asserted and the 2.8V/3.3V/VRE voltage regulator toggles to 2.8V voltage.
- 2. The  $V_{CORE}$  and  $V_{I/O}$  power planes remain electrically isolated because the processor splits these two planes internal to the package.
- 3. The 3.3V/VRE voltage regulator continues to function and supply the V<sub>I/O</sub> power plane which may include both the processor's V<sub>CC3</sub> pins and any cache and chipset on the V<sub>I/O</sub> plane.

When a split-plane, single voltage processor (future Pentium OverDrive processor with MMX technology) is plugged into a Socket 7 in the autoconfigurable system, the following events take place:

- 1. The VCC2DET# signal is not asserted and the 2.8V/3.3V/VRE voltage regulator toggles to either 3.3V or VRE voltage.
- 2. The  $V_{CORE}$  and  $V_{I/O}$  power planes remain electrically isolated because the processor splits these two planes internal to the package.
- 3. The 3.3V/VRE voltage regulator continues to function and supply the V<sub>I/O</sub> power plane which may include both the processor's V<sub>CC3</sub> pins and any cache and chipset on the V<sub>I/O</sub> plane.

An auto-configurable voltage regulator solution may also be designed-in as a manufacturing stuffing option. In this case, both regulators are designed-in but only one regulator is populated on the board. This regulator needs to provide enough current capability to drive both the core and the I/O voltage planes. With only one regulator in the system, 4-6 $0\Omega$  resistors or external jumpers are also needed to connect both the core and I/O planes at manufacturing time (for split-plane, single voltage processors). When the second regulator and associated circuitry is populated on the board, these jumpers are removed or left out to provide the full auto-configurable capability.

## 3.5.2. 2.8V REGULATOR AS A BUILD OPTION

In this implementation option, the flexible motherboard is configured at manufacturing build or assembly time for either the Pentium processor, 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 (unified-plane, single-voltage processor) or the Pentium processor with MMX technology (split-plane, dual voltage processor).

#### NOTE

All Pentium OverDrive processors and future Pentium OverDrive processors with MMX technology are intended as a consumer upgrade product for unified-plane, single-voltage processors.

As shown in Figure 9, a 2.8V voltage regulator is designed-in and populated when the board is configured to support the Pentium processor with MMX technology.

When the 2.8V voltage regulator is not installed on the board, a Motherboard build option of 4-6 jumpers or  $0\Omega$  resistors (i.e. , #1206, 1/8 watt, surface mount resistors) is recommended to connect the core and I/O voltage planes (in split-plane, single voltage processors and, optionally, unifiedplane, single voltage processors as well) for an approximate current carrying capability of approximately 5-8 amps (dependent upon the quantity of components). However, a unified-plane processor will conduct current between the core and I/O voltage planes without a need for jumpers/resistors. Conversely, when the 2.8V voltage regulator is assembled on the motherboard, the jumper/resistor build option should not be added in order to isolate the two voltage planes.




Figure 9. 2.8V Voltage Regulator Designed as a Build Option

#### 3.5.3. SAFEGUARDING THE PENTIUM<sup>®</sup> PROCESSOR WITH MMX<sup>™</sup> TECHNOLOGY ON THE FLEXIBLE MOTHERBOARD

The Pentium processor with MMX technology core operates at 2.8V. A Socket 7 based flexible motherboard design that is not configured for 2.8V should implement some type of safeguarding mechanism to protect the Pentium processor with MMX technology from getting the wrong voltage. Operating the Pentium processor with MMX technology's core at 3.3V could potentially cause damage to the processor.

The VCC2DET# pin defined on the Pentium processor with MMX technology and Socket 7 may be used to implement some type of protection circuitry that can be used to either disable the voltage source or prevent the processor from booting if the wrong voltage is detected.

The example circuit shown in Figure 10 may be used to prevent RESET from being generated to the processor if the wrong core voltage is detected. This circuit uses a comparator to compare the core voltage to a reference voltage (~2.8V). If VCC2DET# is grounded (for the Pentium processor with MMX technology) and the core voltage is greater than the reference voltage, the output of the exclusive OR gate will be low which would signal the chipset to not assert RESET. Similarly if VCC2DET# is high (for 3.3V processor), and the core voltage is lower than the reference voltage, the chipset should not be allowed to assert RESET.

Another example of safeguard implementation is shown in Figure 11. The approach here is to reduce the output voltage of the core regulator (3.3V or VRE) if a low level on VCC2DET# pin is detected. This would be а simpler and cheaper implementation for designs that are using an adjustable voltage regulator, where the output voltage level can be adjusted using a resistor divider. As shown in Figure 9, the value of the resistor divider is altered appropriately (bottom resistor is shorted to ground) when VCC2DET# indicates a zero. This effectively can reduce the output voltage to an appropriate level for the Pentium processor with MMX technology.




Figure 10. External Safeguard Circuit to Prevent Processor from Booting




Figure 11. External Safeguard by Reducing the Output Voltage

### 3.6. Split Power Plane Layout

Implementing a power island on an existing power layer instead of assigning a separate power layer for core  $V_{CC}$  can be a more economical solution. The separate voltage island can be isolated from the other section of the power plane using an air gap. The size of the air gap is determined by analysis of the noise effects and board manufacturing capabilities (typically 10–20 mils). Figure 12 shows a typical layout of the separate voltage islands in the processor area. It shows the core  $V_{\rm CC}$  pins ( $V_{\rm CC2}$ ) clustered on one side of the processor to allow easy layout of the core voltage island. The remaining  $V_{\rm CC}$  pins for the periphery ( $V_{\rm CC3}$ ) are located on the other side and are part of the I/O voltage island (refer to Socket 7 pinout, see Appendix B).




Figure 12. Processor Power Island Layout

The I/O  $V_{CC}$  island should also include other 3.3V components that interface with the processor. A typical configuration would include 3.3V cache SRAM, 3.3V chipset I/O, and processor I/O on the same 3.3V I/O voltage island. This ensures that signals interfacing between the processor and other 3.3V components operate at the same voltage levels. This is also to avoid split plane crossovers for these signals which is recommended for better signal quality and reduced EMI/RFI effects.

When using jumpers or  $0\Omega$  resistors to connect the two power planes (in the case of single voltage processors), the number of jumpers should be chosen so as to provide enough current carrying capability. Insufficient number of jumpers will result in excessive voltage drop and other reliability problems. For the flexible motherboard, a minimum of four (six recommended) zero-ohm, #1206, 1/8 watt, surface mount resistors should be used. Routing of the power source to the voltage islands should also be carefully done to avoid significant voltage drop at the processor and an increase in thermal dissipation in the voltage islands. It is recommended that wide traces be used to prevent excessive voltage drop across the power plane. Also vias and through-holes cutting through the power plane at critical widths should be avoided.

### 3.7. Decoupling

The small size of the processor core voltage island, its isolation from the motherboard power plane, and support of varied voltage requirements make proper decoupling of the island power plane voltage and ground plane essential. Appropriate decoupling capacitors are implemented on the voltage island near the processor to ensure that the processor voltage stays within specified limits during normal and transient conditions. There are two types of decoupling that need to be considered: bulk decoupling and high frequency decoupling.

#### 3.7.1. BULK DECOUPLING

For the processors supported on the flexible motherboard, the power consumption can transition from a low level to a much higher level (or vice versa) very rapidly. This can happen during normal program execution; however, a higher surge of current typically occurs when entering or exiting the Stop Grant state. Another example is when executing a HALT instruction which causes the processor to enter the Auto-HALT Power Down state, or transition from HALT back to the Normal state.

#### NOTE

The Auto-HALT Power Down feature is always enabled even when other power management features are not implemented.

All of these examples may cause abrupt changes in the power consumed by the processor.

As the voltage supply (regulator) cannot respond to a sudden load change instantaneously, bulk storage capacitors with low ESR (Effective Series Resistance) are used to maintain the regulated supply voltage during the interval that falls between the time the current load changes and the point that the regulated power supply output can react to the change in load. In order to reduce the ESR, it may be necessary to place several bulk storage capacitors in parallel.

#### 3.7.2. HIGH FREQUENCY DECOUPLING

High frequency decoupling may be required to provide a short, low impedance path to high frequency components such as high current spikes in order to minimize noise. The processor driving its large address and data buses at high frequencies can cause transient power surges, particularly when driving large capacitive loads.

For high frequency decoupling, low inductance capacitors and interconnects are recommended for best high speed electrical performance. Inductance can be reduced by shortening circuit board traces between the processor and decoupling capacitors as much as possible. Surface mount capacitors are preferable, as capacitors with long leads add inductance to the circuit. The capacitors should be of RF grade, with low ESR and low inductance to reduce spikes.

#### 3.7.3. DECOUPLING RECOMMENDATIONS

Table 5 shows the processor decoupling recommendations for the flexible motherboard for both the processor core and I/O voltage islands. This is based on simulation and testing of the voltage transients from the processor and the effects of motherboard decoupling.

Spice modeling (modeling worst case current transients including the processor package inductance, capacitance, routing, decoupling, voltage regulator output inductance, etc.) should be used to estimate the amount of decoupling capacitance for the processor voltage island.

It is highly recommended that before committing to any change from the decoupling capacitor recommendation, the solution be simulated for the variety of variables in components, temperature and lifetime degradation.

· · · · · · · · · · · · · · · · · · ·						
	Quantity	Value	ESR	ESL	Туре	
Processor Core Voltage Island	4	100 µF	25 mOhms <sup>(1)</sup>	0.45 nH <sup>(3)</sup>	Tantalum	
	25	1 µF	0.6 mOhms (2)	0.084 nH <sup>(4)</sup>	X7R dielectric, ceramic	
Processor I/O Voltage Island <sup>(5)</sup>	12	0.1 µF			603 Туре	

Table 5. Decoupling Recommendations for Processor Core and I/O Voltage Islands

#### NOTES:

- 1. ESR per capacitor should be less than 100 mOhms.
- 2. ESR per capacitor should be less than 15 mOhms.
- 3. ESL per capacitor (including 0.7 nH Via inductance per capacitor) should be less than 2.7 nH.
- 4. ESL per capacitor (including 0.7 nH Via inductance per capacitor) should be less than 2.1 nH.
- 5. This does not include decoupling for components other than the processor in the 3.3V I/O voltage island.

For bulk decoupling, tantalum capacitors are recommended over electrolytic capacitors. In general, electrolytic capacitors degrade at a much faster rate, are not as accurate, and are not as stable over temperature as tantalum capacitors.

For high speed decoupling in the processor core voltage island, low inductance, 1µF capacitors of X7R dielectric are recommended. These capacitors not only decouple the processor core for high frequency noise but also control the voltage during very fast transients (less than 100 ns.) Figure 13 shows that ceramic capacitors of X7R (or X7S) exhibit dielectric relatively stable capacitor characteristics over temperature compared to capacitors of Z5U or Y5V type dielectric. For example, at a typical operating temperature of 45°C, the Y5V dielectric can lose 45% of the initial rated capacitance.

Measurement techniques to ensure that motherboard designs are within  $V_{CC}$  noise and transients specification are discussed in the following application notes (see Appendix E for order information).

- Voltage Guidelines for Pentium<sup>®</sup> Processors with MMX<sup>TM</sup> Technology Processors
- Implementation Guidelines for Pentium® Processors with VRE Specifications

#### 3.7.4. PLACEMENT OF DECOUPLING CAPACITORS

Figure 14 shows an example of how the recommended processor decoupling capacitors (Table 5) should be placed inside the respective voltage islands on the flexible motherboard. The bulk capacitors should be placed near the processor inside the voltage island to ensure that the supply voltage stays within specified limits during changes in the supply current during operation. The 1 µF, X7R capacitors should be evenly distributed inside the processor core voltage island inside and around the processor footprint. Figure 12 also shows the twelve 0.1 µF capacitors evenly placed around the processor, close to the processor V<sub>CC3</sub> pins inside the processor I/O voltage island.

In this example, all the capacitors were placed on one side of the board. If components are assembled on both sides of the board then these capacitors can be distributed between the top and bottom sides. If done this way, vias connecting the capacitor pads to the power and ground layer can be shared between the capacitors on the top and bottom sides. This can help reduce the total overall capacitor inductance.




Figure 13. Typical Capacitor Characteristics






Figure 14. Example of Processor Decoupling Capacitor Placement

The traces connecting the vias to the capacitor pads should be kept as short as possible. In cases where it is difficult to reduce the length of the circuit board trace, the trace should be made wider so as to reduce the trace inductance.

### 3.8. Signal Routing Guidelines

As the power plane on the flexible motherboard is split into separate voltage islands, signal routing should be done in such a way so as to minimize crossovers between voltage islands for high speed signals. Signal routing between the voltage islands and the system power plane should be limited to only those signals that absolutely need to cross the gap between the island and the power plane. This is to avoid possible signal degradation from impedance discontinuity effects. Significant levels of EMI could be generated by electromagnetic radiation from high speed traces (such as clocks,

26

strobes, data lines, and low address lines) when their return path is interrupted. On a multi-layer board this return path is on the power or ground plane that is adjacent to the signal layer directly under the signal trace. If this trace is routed over a break in the return path, the return current has to find another longer path in order to maintain current continuity. The increased area generated by the signal trace and the length of this extended return path can lead to increased radiation levels from this signal trace.

The following guidelines should be followed when routing high speed signals on the flexible motherboard:

Clocks and Strobes: These signals should not be routed over breaks in the reference plane return path. Use of vias to connect between signal planes should be minimized, and the signal planes should be within 8 mils of the reference plane. Clock

signals should be routed on the layer that is adjacent to the ground layer.

Data Bus and Low Address Lines: These signals can be routed on any signal layer. However, it is desired that the number of traces crossing over splits in the return path plane be minimized and ideally kept to zero. Among this group, signals that do need to cross the gap should be routed on the signal layer near the ground plane to minimize radiated emissions (using a via, a trace may be taken down to the layer that is referenced to the ground plane). On a four layer board, the signal layer with the least potential for signal crossovers should be placed adjacent to the power plane. Capacitive decoupling across the split planes can also be used near signal crossovers (for those which cannot be avoided) to help reduce the magnitude of EMI radiation. Within an inch of the signal crossover violation, a 0.1 µF ceramic capacitor should be placed across the power plane gap, using one capacitor for every three trace violations (provided they are all within the one inch limit).

## 3.9. Thermal and Physical Space Considerations

The thermal design of a system using the flexible motherboard should be based on the worst case power dissipation and related thermal requirements for the processors that are supported.

The Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 and Pentium processor with MMX technology use OEM specified heatsinks which are dependent upon the entire system cooling solution. The maximum case temperature for these processors should not exceed 70°C to ensure proper operation. Heatsinks also may need a certain airflow in order to maintain their specified temperature. For detailed information refer to the respective datasheet for these processors (see Appendix E). In addition, detailed discussion of thermal design issues for the Pentium processor is covered in *Pentium® Processor Thermal Design Guidelines* (see Appendix E).

The Pentium OverDrive processors and future Pentium OverDrive processors with MMX technology are shipped with integrated fan/heatsink cooling solutions. Although these fan/heatsinks remove the heat from the package, the system should be able to dissipate the added heat to the system. From Table 1, the future Pentium OverDrive processor with MMX technology dissipates the most power at 200 MHz. The system provides sufficient airflow to dissipate this power from the system and prevent the temperature of the air entering the fan/heatsink from exceeding 45°C. When the  $T_A$  (max)  $\leq$  45°C specification is met ( $T_A$ = ambient temperature), the Pentium OverDrive processor and future Pentium OverDrive processor with MMX technology fan/heatsink will keep  $T_C$ (case temperature) within the specified range, provided airflow through the fan/heatsink is unimpeded. The ambient temperature should be measured approximately 0.3" above the top of the fan/heatsink.

Figure 15 illustrates the thermal and physical space specifications for the Pentium OverDrive processor and the future Pentium OverDrive processor with MMX technology.

Physical space specifications for the future Pentium OverDrive processor with MMX technology are summarized as follows:

- 1.75" vertical clearance above the surface (opposite pin side) of Socket 7 when installed.
- 0.2" clearance around all four sides of the package.
- Space greater than specified above for end-user installation.

## 3.9.1. VOLTAGE REGULATOR THERMAL DESIGN CONSIDERATIONS

Voltage regulators are typically shipped with passive heatsinks for heat dissipation and may require adequate airflow. For a 45 to  $50^{\circ}$ C ambient temperature, voltage regulators typically call for an airflow of 200 LFM to ensure proper cooling. The airflow is parallel to the surface of the voltage regulator to ensure that the heatsink receives adequate airflow. Refer to your voltage regulator datasheet for actual specifications.

## 3.9.2. DESKTOP SYSTEM THERMAL DESIGN CONSIDERATIONS

To avoid localized heating at the processor, a clear air path and adequate venting is provided to prevent hot spots from occurring. A typical solution to this thermal problem is to add an auxiliary fan to the front vents of the chassis, directing airflow across the processor. While this solution would appear to be fairly simple, the addition of a second fan can actually cause the problem to intensify. Unless the front vents are of sufficient size, and placement of the fan is carefully considered, the auxiliary fan can actually cause the air heated by the processor and other components to be recirculated within the system rather than expelled out the back of the chassis. This heated air can easily raise the temperature around the processor beyond the temperature specifications for the components in the system.




Figure 15. Thermal and Physical Space Requirements for the Pentium<sup>®</sup> OverDrive<sup>®</sup> Processor with MMX<sup>™</sup> Technology

When adding an auxiliary fan to the system, the size of the chassis vents deserves special consideration. The fan is most effective when all of the air pushed through the fan blades comes from outside the chassis. If the vents are too small or inadequate for the fan velocity, gaps between the fan and chassis will cause air from inside the system to be drawn through the fan, causing re-circulation of heated air. The position of the fan is also critical. The highest air flow is from the blades and not from the center of the fan. Care should be taken not to block the blades with frame supports.

For details on Baby AT style chassis design suggestions, refer to the application note, *Pentium® Processor Chassis Design Suggestions* available on CD-ROM (See Appendix E).

#### 3.10. BIOS/Software Considerations

As the flexible motherboard can accommodate a variety of processors, the BIOS is designed such

that it can support all the different processors on the flexible motherboard. The BIOS code should use the CPUID instruction to identify the processor's CPUID signature (see Section 2.3.).

Other considerations for BIOS/software on the flexible motherboard include the following:

- Processor test code should be independent of model specific registers (MSR). Various processors have different caches, test registers, and core architecture; e.g. the Pentium processor with MMX technology's cache size and associativity is different from the Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200 resulting in differences in cache test registers.
- Since processors of various core frequencies are supported on the flexible motherboard, BIOS code should not contain any software timing

loops and should be independent of the prefetch algorithm.

### 3.11. Dual Processor Design Considerations

The Pentium processor family flexible motherboard may also be designed as one planar board to support uni-processor (UP) and dual-processor (DP) modes. This provides the flexibility of using the same motherboard populated with either one socket (for UP system) or two sockets (for DP system.) Figure 16 shows the layout for a split plane flexible motherboard designed with two sockets.




Figure 16. Layout of a DP Flexible Motherboard

The following needs to be considered when designing a split plane flexible motherboard with two sockets:

- The power islands should be laid out such that the processor cores share one common island and the I/O share another island. This minimizes the number of islands resulting in better signal quality and reduced EMI effects.
- Socket 7 should only be used at the primary socket location. The secondary socket footprint

should not be designed with the Socket 7 footprint.

#### NOTE

Pentium OverDrive processors and future Pentium OverDrive processor with MMX technology do not support dual processor operation. The 296-pin LIF or ZIF socket should be used at the secondary socket location.

• The primary socket location should always be populated. The nets should be balanced for

worst case timing when the primary processor is driving the bus.

- A single on-board voltage regulator (or VRM) should be used to support one or two processor cores. The on-board voltage regulator is located close to the processor such that the resistance and inductance is minimized.
- The recommended decoupling capacitors (Section 3.3.) should be used for each processor location to ensure that the voltage for each processor stays within specified limits during normal and transient conditions.
- The on-board voltage regulator (or VRM) needs to provide sufficient current in DP mode to support two processors unified on a single

motherboard power plane and other 3.3V I/O current requirements in the I/O voltage island. For a 200 MHz, split-plane, dual-voltage input, DP Pentium processor with the MMX technology system, this amounts to approximately 11.4A at 2.8V and approximately 3-4A at 3.3V of typical current requirement. This assumes 5.7A at 2.8V for each of the processors, 1A for each of the dedicated 512K cache, and approximately 1.0A for the chipset. Actual current requirements will vary based on the devices used. In particular, current requirements should be carefully analyzed if implementing 3.3V DRAM powered from the I/O voltage island.

AP-579

# intel®

I

### **APPENDIX A**

#### A1.0. VOLTAGE REGULATOR MODULE

INT

The Voltage Regulator Module (VRM) offers flexibility in that it allows processors with different voltage and current requirements to be easily supported on the flexible motherboard. The VRM is a voltage converter with a pinout capable of converting a system power supply voltage to the voltage necessary for the processor core. The only difference between the VRM and a voltage regulator on the motherboard is the pinout and ease in changing the processor supply voltage after assembly. By following a common pinout specification, a variety of VRMs may be developed by the OEM and third party vendors to support the Pentium processor family.

Figure 17 shows how the Voltage Regulator Module allows processors with different voltage and current requirements to be supported on the flexible motherboard using interchangeable VRMs.




Figure 17. Voltage Regulator Modules

When the processor socket is populated with either the Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, the Pentium OverDrive processor, the Pentium processor with MMX technology or the future Pentium OverDrive processor with MMX technology, an OEM shorting block (pass-through module) can be installed in the VRM socket which allows 3.3V from the power supply (or on-board 3.3V regulator) to pass through to the processor core and I/O voltage islands.

When the processor socket is populated with a Pentium processor 75/90/100/120/133/150/166/200, a Pentium OverDrive processor, or a future Pentium OverDrive processor with MMX technology running on VRE voltage, a VRM designed for the specific operating voltage is used to supply the proper voltage to the core and I/O voltage islands.

#### NOTE

The VRM in this case needs to supply sufficient current to support higher frequency upgrade processors (Pentium OverDrive processor or future Pentium OverDrive processor with MMX technology) when installed.

When the processor socket is populated with the Pentium processor with MMX technology, a 2.8V VRM is installed in the VRM socket to supply 2.8V to the processor core's  $V_{CC2}$  pins. The 3.3V supplied to the processor I/O is not provided by the VRM in this case. The VRM only supplies 2.8V to the core  $V_{CC2}$  pins. The Pentium processor with MMX technology VRM, however, will have provisions to allow 3.3V from the power supply to pass through to the processor I/O voltage island.

Table 6 summarizes the *typical* processor voltage supply configuration with the VRM.

### A1.1. Header 7

The VRM header (Header 7) is a 30-pin shrouded header with retaining clips. The retaining clips in the header hold the VRM in place when installed properly. The pins are set as  $2 \times 15$  matrix. The power pins are capable of carrying up to 2A each.

The definition of Header 7 connections include: eight input voltage pins (four pins for +3.3V input, four pins for +5V input); ten output voltage pins (seven  $V_{CORE}$  pins that supply voltage to the processor core and three  $V_{I/O}$  pins that connect to the voltage island supplying the processor  $V_{CC3}$  pins); three control signal pins (Disable input, Power Good output, Sense input); seven  $V_{SS}$  pins (Ground reference); one +12V pin (+12V or NC); and one RES pin (reserved for future use). Refer to the end of Appendix A for the VRM pinout and quick pin reference.

The 5V input pins on Header 7 are intended for regulation to 3.3V or 2.8V or any other voltage necessary for the processor. The 3.3V inputs can also be used for regulation (e.g. 2.8V) or as a source to connect to the processor 3.3V I/O plane through the  $V_{I/O}$  pins. The +12V reference is used on some of the VRM's targeting VRE specifications. It is recommended to route +12V to this pin.

	Core V <sub>CC</sub>	I/O V <sub>CC</sub>
Pentium <sup>®</sup> processor STD voltage (3.135V – 3.60V)	Shorting Block	Same as Core $V_{CC}^{(1)}$
VRE (3.40V – 3.60V)	3.40V to 3.60V VRM $^{\scriptscriptstyle (2)}$	Same as Core $V_{CC}$
Pentium processor with MMX <sup>™</sup> technology	2.8V VRM	3.3V Power Supply or on-board 3.3V regulator
Pentium OverDrive® processor and future Pentium OverDrive processor with MMX technology	Shorting Block	Same as Core V <sub>CC</sub>

 Table 6. Typical Processor Voltage Supply Configuration with VRM

#### NOTES:

1. Core and I/O voltages are supplied by the 3.3V power supply or an on-board 3.3V voltage regulator through the VRM header.

 3.40V to 3.60V VRM supplies voltage to the processor core, I/O and other 3.3V components on the motherboard that interface with the processor. The VRM is able to supply enough current (7A typical) to the processor, 3.3V cache and chipset in the processor I/O voltage island.

The primary output of the VRM is through the  $V_{CORE}$  pins. These pins supply the voltage necessary for the processor core. The  $V_{I/O}$  output pins are connected to the processor power plane supplying the processor  $V_{CC3}$  pins. These  $V_{I/O}$  pins are connected to the  $V_{CORE}$  pins on VRMs that need to power both the processor core and I/O from a single source (e.g. VRE VRMs.)

The control signals DISABLE and PWRGOOD on the VRM header are optional control signals provided for system use. It is up to the discretion of the OEM to decide whether to implement circuitry to use these features. The SENSE input, however, allows voltage regulators on the modules to adjust their output voltage to correct for a voltage drop through the connectors and power plane. SENSE should be routed to a point in the center of the processor core voltage island. The sense line can make contact to the power plane through a via supporting one of the decoupling capacitors.

If the flexible motherboard is designed with a VRM header, the +3.3V inputs on the VRM header are connected directly to the  $V_{I/O}$  pins through the module (Pentium processor with MMX technology VRM) to supply the processor I/O voltage island. In the case where a VRE VRM is used, the module connects the  $V_{CORE}$  output pins to the  $V_{I/O}$  pins to allow both islands to obtain the same voltage. The best solution for connecting the output of the 3.3V or VRE supply to both the voltage planes, when a unified plane processor is used, is through the VRM header. A shorting block in the VRM header to connect the 3.3V supply inputs on the VRM to the  $V_{CORE}$  and  $V_{I/O}$  outputs will provide the best electrical performance.

#### A1.2. Shorting Block or Pass-Through Module

The shorting block or Pass-Through Module is nothing more than a connector which shorts the 3.3V input pins to the  $V_{CORE}$  and  $V_{I/O}$  pins on the VRM header. This is used with the Pentium processor 75 / 90 / 100 / 120 / 133 / 150 / 166 / 200, the Pentium OverDrive processor, and the future Pentium OverDrive processor with MMX technology. The shorting block allows voltage from the 3.3V power supply or on-board 3.3V voltage regulator to pass through to the processor core and I/O voltage islands.

#### A1.3. VRM for Processors Running at VRE

The Voltage Regulator Module concept allows VRE (3.40V to 3.60V) processors to be easily supported on

the flexible motherboard. A VRM designed for the VRE voltage range is used in Header 7 to supply the VRE processors. The VRM in this case supplies voltage to the processor core, I/O and other 3.3V components on the motherboard that interface with the processor. The VRM provides adequate current for all these components.

#### A1.4. VRM for Pentium<sup>®</sup> Processor with MMX<sup>™</sup> Technology

The VRM for the Pentium processor with MMX technology supplies 5.7A at 2.8V (200 MHz) for the processor core. The VRM will regulate down to 2.8V from either 5V or 3.3V. The 3.3V supplied to the processor I/O will come from the 3.3V system power supply or on-board 3.3V regulator. The Pentium processor with MMX technology VRM will have the +3.3V inputs shunted to the V<sub>I/O</sub> outputs to allow 3.3V processor I/O voltage island.

#### NOTE

The Voltage Regulator Module for 2.8V processors will not generate the 3.3 volts for the processor I/O supply. This is necessary due to space constraints of the module and the potential power limitations for 3.3V components. The modules for 2.8V processors can connect the  $V_{I/O}$  pins to the 3.3V input for ease of implementation. The system provides adequate current for the 3.3V components on the  $V_{I/O}$  plane.

### A1.5. VRM Header Placement

The VRM header should be located close to the processor socket. This is to prevent an excessive voltage drop across the power plane and allow the header to be easily located. It is recommended that the VRM header be located no further than 1 inch from the processor socket.

#### NOTE

The VRM specifications allow for a maximum of 7 mOhms resistance and a maximum of 3.4 nH inductance from VRM to processor  $V_{CC2}$  pins.

The VRM header should be placed such that it provides easy routing of the core and I/O voltage islands from processor to VRM. The header may be located on the handle side of Socket 7 or any of the



two sides that are closest to the handle side. Placing the header on the side that is opposite to the handle side is not recommended as it increases the distance from VRM to the processor, thereby increasing the voltage drop across the power plane. It also makes routing to the core island more difficult. If the VRM header is placed on the handle side of Socket 7, it should be located no closer than 0.5 inch to the ZIF handle. This clearance allows easy access to the socket handle.

Location of the VRM header with respect to the processor socket should also take into consideration the following:

• The distance from motherboard surface to VRM component overhang should be kept at a minimum vertical distance of 0.55".

- Ease of routing the 3.3V voltage island from the 3.3V power supply to the +3.3V inputs on the VRM header.
- The VRM does not impede the installation of full size add-in cards in the I/O slots.
- The VRM is located such that it receives adequate airflow to ensure proper cooling. The airflow is parallel to the surface of the VRM to ensure that the heatsink on the VRM receives adequate airflow.
- Use of logic analyzer probes The VRM header is placed such that is does not impede the installation of probes into the processor socket.

#### VRM PCB в 0 0 Ο 0 Ο 0 Ο Ο 0 0 Ο 0 0 Ο в vss vss VI/O VI/O VCORE VCORE VCORE VCORE RES DISABLE VSS +3.3V +3.3v +5V +5V0 0 Ο 0 Ο 0 0 0 0 0 0 0 A Ο Ο Ο А vss VSS +12V V/IO +3.3V +5V +5V +3.3v VCORE VCORE VSS VCORE PWRGOOD SENSE VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 318718

### A2.0. VOLTAGE REGULATOR MODULE HEADER PIN DIAGRAM

**VRM Pinout Top Side View** 

### A3.0. VOLTAGE REGULATOR MODULE QUICK PIN REFERENCE

Pin Name	Туре	Function
+3.3V	Input	+3.3V Supply, may be used for OEM processor regulation supply, a control signal pull-up or as a supply to the V <sub>/O</sub> plane. The +3.3V input is connect to the V <sub>/O</sub> output on the Pentium <sup>®</sup> OverDrive <sup>®</sup> processor with MMX <sup>TM</sup> technology module.
+5V	Input	+5V Supply may be used for Pentium processor family regulation to 3.3V/VRE
+12V	Input	+12V Reference Supply, may be necessary for some Voltage Regulator Modules targeting VRE specifications.
DISABLE	Input	When driven high, this input will disable the Voltage Regulator Module output and the output of the module will float.
PWRGOOD	Output	Power Good is an open collector output driven low when the VRM output is not within valid levels.
SENSE	Input	Sense is provided for the regulator to correct for voltage drops across the connector and motherboard power plane. This signal should be connected to the center of the $V_{CORE}$ plane.
RES	N/A	RESERVED
V <sub>CORE</sub>	Output	Voltage Regulator Module Output.
V <sub>I/O</sub>	Output	Processor I/O power connection. Allows for VRM to specify I/O voltage.
V <sub>SS</sub>	Input	Ground Reference.

AP-579

# intel®


I

## intel®

### **APPENDIX B**

### **B1.0. SOCKET 7 PIN DIAGRAM**

1 2 3 4 5 6 7 8	10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36	37
VSS DÅ1 VCC2	2 VČC2 VČC2 VČC2 VČC3 VČC3 VČC3 VČC3 VČC3 VČC3 VČC3 D22 D18 D15	ŇĊ
VCC2 D43 VSS VS	všs	
INC D47 D45 DP4	D <sub>36</sub> D <sub>34</sub> D <sub>32</sub> D <sub>31</sub> D <sub>29</sub> D <sub>27</sub> D <sub>25</sub> D <sub>22</sub> D <sub>24</sub> D <sub>21</sub> D <sub>17</sub> D <sub>14</sub> D <sub>10</sub>	Ď9
D50 D48 D44 D4	D39 D37 D35 D33 DP3 D30 D28 D26 D23 D19 DP1 D12 D8 DP0	
D54 D52 D49 D46		vcc3
DP6 D51 DP5	VSS VSS VCC2 NC VSS VCC3 VSS NC VCC3 VSS VSS D7 D6 D5 D4	
0 0 0	o o	0
0 0	0 0	VCC3
VSS D56	PICCLK VSS	0
VCC2 D57 D58	0 0	VCC3
VSS D59	D0 VSS	0
VČC2 D61 D60	VCC3 PICD1	
VSS D62	TCK VSS	0
VCC2 D63 DP7	ΤΌΟ ΤΟΙ	VCC3
VŠS IEŘR#	TMS#VŠS	
VCC2 PM0BP0 FERR#	TRŠT# CPUTYP	VCC3
VŠS PM1BP1	NC VSS	
VČC2 BP2 BP3	ŇČ ŇČ	VČC3
VSS MIO#	VCC3 VSS	
VČC2 CACHE# INV	ນແເລ ກະເ	VCC3
VSS AHOLD	STPCLK# VSS	
VCC2 EWBE# KEN#		VČC3
VSS BRDY#	o o BF1 VSS	
VCC2 BRDYC# NA#	BF FRCMC#	VCC3
VSS BOFF#	PEN# VSS	
VCC2 PHIT# WBWT#	o o INIT IGNNE#	vcc3
VSS HOLD	SMI# VSS	
VCC2 PHITM# PRDY	o o NMI RS#	vcc3
VSS PBGNT#	INTR VSS	
VCC2 PBREQ# APCHK#	A23 D/P#	vcc3
vss pchk#	A21 VSS	
VCC2 SMIACT# PCD	A27 A24	vcc3
VSS LOCK#	KEY A26 A22	
0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	vss
0 0 0 0	BÊ1# BÊ3# BÊ5# BÊ7# CLK RÊSET A19 A17 A15 A13 A9 A5 A29 A28	
VCC2DET PWT HITM# BUSCHK#		vŝs
ADSC# EADS# W/R# VS	VŜS	
VCC5 VCC5 INC FLUSH#	0 0 0 0 0 0 0 0 0 0 0	vss



# intel®

_	37	36	35	34	33	32	31	3	0 29	,	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	32	1	
	ŇĊ		0 D15		0 D18		o D22	2	vcc	, 23	v	° cc3	,	vcc3		vcc3		vcc3		vcc3	•	/cc2	٧	/cc2		vcc2		vcc2	2	vcc	2	vcc2		o D41	v	, ss		A
		Dĩ1		DÎ	3	D1	6	D2	20	١	ıŝs	١	/šs		vŝs		vŝs		vŝs		všs		všs		všs		vŝs		vŝs		všs		vŝs		D43	vco	2	1
	Ď9		D10		D14		D17	1	D2	1	I	024		DP2		D25		027		D29		D31		Ď32		D34		D36		D38		DP4		045	I	047	INC	(
		DPO		D8		0 D12	2	DF	21	(	019		023		026		0 D28		0 D30		OP3		0 D33		0 D35		D37		0 D39		0 D40		0 044		0 D48	D5	0	1
V	ссз		Ď6		Ď7		vss	;	vŝ	s	V	ссз		ŇĊ		vŝs		vcc3		vŝs		ŇĊ	v	° CC2		vss	,	° VSS		o D42		046		0 D49		052	D54	
		Ď4		DS																													o DP5		0 D51	DP		1
V	ссз		Ď1		Ď3																													o D53		0 D55	vcc2	0
		všs	5	PICC	LK			1																											o D56	vs		1
V	° cc3		Ď2		PICD	0																												o D58	0	057	vcc2	
		vss	5	O D																															0 D59	vs		į
V	° cc3		PICE	01	vcc	3																												0 D60	0	061	vcc2	1
		vŝs	;	тс	ĸ																														。 D62	vs		I
V	° cc3		o TDI		трс	)																												DP7		0 D63	vcc2	1
		0	3	0																															o ERR#	0		1
	•		•		TRŜT	<b>[#</b>																											F	err#	PN	0 0 0 0 0 0 0 0 0 0 0 0	VCC2	(
		vss		Ň																															0	ı vŝ		1
	° ° °		ŇĊ		ŇĊ																													BP3		BP2	vcc2	:
		0	5	0																															, //O#	0		
	0		vss		vcc	2																												0		CHE#		
1		0	5 S	0		5																													0	vš		1
	° °CC3		, s NC		NC																													0		o VBE#	0	۱
ľ		vss		0																															° RDY#	0		)
	0		0	BF	0																													0		DYC#	0	,
1		0	RCM	0	BF																															vs		1
	0		; 0		0	_																												0		0	0	
1		0	GNN	0	INIT	Γ																											w		0	HIT#		
	0	VSS	0	SM	# ٥																													0	OLD	0	0	
V	CC3	0	RS	0	NM	I																											F		0	IITM# °		
	0	VSS	0	INT	0																													0		∲ VS	0	
V	CC3	0	D/P	# 。	A23	3																											A		0	REQ#		
	0	VSS	0	A2	0																													0		0 VS	0	
V	CC3	0	A24	•	A27	' 。																													0	IACT#		ĺ
	0	A22	2 0	A2	6 0	KĔ	۱ 。			,		0		0		0		0		0		0		0				0		0		0		L(		o VŠ	s	
	všs	0	A25	5	A31	ļ	vss	;	vc		۷:		۱ ر	ıss	0	NČ	، ا	ss	١	ICC3	، ۱	iss		NC	0	všs	, 1	VČC2		vss		vss	, <sup>1</sup>				BREQ	
	0	AŽ8		Až	9	Å5	0	Ă			13	, <i>I</i>	15	•	A17	0	A19	R	EŠEI	ر م	СЦК		BE7#	, 1	BĚ5#	_	BĚ3#	0	BĔ1#	,	120M	#	HĬŤ#	. 0	0/C#	AF	۰ (	
	všs		Å3	0	Å7		A1	1	A	12	<i>, ,</i>	Å14	0	A16		A18	~	A20	~	NC	្ទ	сүс	، ۱	BE6#	ļ	BE4#	0	BE2#	0	BE0#		ISČHI	(#_H	HITM#	F	wт v	CC2DET	
		A30	)	A4	ı	Å8		vs		v	ss	V	ŝs	•	vŝs	~	vss		vss		vss		vss		vŝs		vŝs		vss		vss		o W/R#		AĎS#	ADS	C#	
	vŝs		ŇĊ		Å6		A1	0	vcč	, C3	V	ссз	١	ıčc3	1	1003	١	ıcc3	١	ICC2	v	cc2	٧	/cc2	١	vcc2	٧	cc2		včca	F	LUSH	#	INC	V	cC5	vcc5	
	37	36	35	34	33	32	31	3	0 29	9 3	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	32	1	
																																						3

Socket 7 Pinout—Pin Side View

### **B2.0. SOCKET 7 QUICK PIN REFERENCE**

Socket 7 has the same pin definition as Socket 5 with the exception of the following pins.

Symbol	Туре	Name and Function
CLK, PICCLK	(I)	Unlike some Pentium® processors, the <b>Clock and Programmable Interrupt</b> <b>Controller Clock</b> inputs to Socket 7 are <b>not</b> 5V tolerant. These inputs are driven by an appropriate 3.3V clock driver.
KEY	NA	The KEY pin is strictly a mechanical keying device for future Pentium OverDrive® processors. The hole in the socket permits installation of the higher speed Pentiun OverDrive processors. The corresponding pin on the Pentium OverDrive processors is an Internal No Connect and has no electrical purpose. This pin is not populated or 320-pin packages.
VCC2DET#	(O)	Vcc2 Detect is defined for the Pentium processor with MMX <sup>™</sup> technology which uses a supply of 2.8 volts on the V <sub>CC2</sub> pins. The Pentium processor with MMX technology with a core voltage of 2.8 volts, will always driveV <sub>CC2DET</sub> low. This pin may be used to select the proper core voltage from a voltage regulator or system supply. This pin is not driven high on 3.3 volt Pentium processors or Pentium OverDrive processors. The VCC2DET# system trace has a pull-up for proper use.
V <sub>CC2</sub>	(I)	Socket 7 has 28 power supply pins defined for the core voltage on processors with separate power inputs. For processors with a single power supply requirement, these pins can be considered the same as $V_{CC3}$ pins and should be driven with the same power source.
V <sub>CC3</sub>	(I)	Socket 7 has 32 power supply pins defined for the I/O voltage on processors with separate power inputs. For processors with a single supply requirement, these pins are used in conjunction with the $V_{CC2}$ pins to power the device.

AP-579

# intel®

I

### **APPENDIX C**

#### C1.0. LINEAR AND SWITCHING REGULATOR SOLUTIONS

Appendix C contains a list of Linear/Switching Voltage Regulator solutions. These lists may not be all inclusive or accurate of all vendor solutions, but they are intended as a voltage regulator reference lists for known 2.8V/3.3V/VRE regulator solutions. Please contact your vendor for their latest product specifications.

			Elec	trical				Avai	lability
Vendor	Part Number	V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (Max) (A)	Power (Max) (W)	Remote Sense	Package	Sample	Product
	CS5206	5	2.8	6	17	No	TO-220/ D²Pak	Now	Now
Cherry		5	3.3/ VRE	6	20				
	CS5207A	5	2.8	7	20	Yes	TO-220	Q4'96	Q4'96
		5	3.3/ VRE	7	23				
	LT1575 (+ ext FET)	3.3	2.8	10	5	Yes	8-pin SOIC	Now	Now
		5	2.8	10	22				
		5	3.3/VRE	10	27				
Linear Tech	LT1577 (Dual)	5	2.8	10	22	Yes	16-pin SOIC	Now	Now
		5	3.3/VRE	10	27				
	LT1580	5	2.8	7	15.4	Yes	TO-220	Now	Now
		5	3.3/VRE	7	11.9				
	LT1584	5	2.8	7	15.4	No	TO-220/ TO-263	Now	Now
		5	3.3/VRE	7	11.9				
	LT1585A	5	3.3	5	8.5	No	TO-220/ TO-263	Now	Now
	LX8384	5	3.3/VRE	5	8.5	No	TO-220/ TO-263	Now	Now
Linfinity	LX8585	5	3.3/VRE	4.6	7.82	No	TO-220/ TO-263	Now	Now
	LX8586	5	2.8	6	13.2	No	TO-220/ TO-247	Now	Now
		5	3.3/VRE	6	10.2				

#### 2.8V/3.3V/VRE Linear Regulator Solutions

## int<sub>el</sub>.

			Elec	trical				Avai	lability
Vendor	Part Number	V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (Max) (A)	Power (Max) (W)	Remote Sense	Package	Sample	Product
	LM2951	5	2.8	7	15.4	No	SO-8	Now	Now
National		5	3.3/VRE	7	11.9				
	LM3411	5	3.3/VRE	7	11.9	No	SO-8/ 5-pin SOT 23	Now	Now
Raytheon	RC5102 (Dual)	5	2.8	7	15.4	Yes	8-pin SOIC	Now	Now
		5	3.3/VRE	7	11.9				
	EZ1083/A	5	2.8	7.5	16.5	No	TO-220 or	Now	Now
		5	3.3/VRE	7.5	12.75		TO-247		
	EZ1082	5	2.8	10	22.0	No	TO-220 or	Now	Now
		5	3.3/VRE	10	17		TO-247		
Semtech	EZ1584A	5	2.8	7	15.4	No	TO-220	Now	Now
		5	3.3/VRE	7	11.9				
	EZ1900	5	2.8	7	15.4	No	8-pin SOIC	Now	Now
	(Dual)	5	3.3/VRE	7	11.9				
	EZ1580	5	2.8	7	15.4	Yes	5-pin TO-220	Now	Now
		5	3.3/VRE	7	11.9				
	EZ1585D	5	2.8	6	13.2	No	TO-220	Now	Now
		5	3.3/VRE	6	10.2				
Unisem	US1080	5	2.8	8	17.6	No	TO-220/ TO-263	Q1'97	Q1'97
		5	3.3/VRE	8	13.6				

2.8V/3.3V/VRE Linear Regulator Solutions (Contd)

## int<sub>el</sub>.

			Ele	ectrical				Avail	ability
Vendor	Part Number	V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (Max) (A)	Solution Efficency (typical)	Number of MOSFETs	Package	Sample	Product
Cherry	CS5120	5	2.8	5.7	92%	2	14-pin PDIP	Now	Now
		5	3.3/VRE	5.7	92%		14-pin SOIC		
	HIP5010	5	2.8	11	91%	2	16-pin SOIC or	Now	Now
		5	3.3/VRE	11	95%		7-pin TO-220 or 7-pin D²Pak		
	HIP5011	5	2.8	11	91%	2	16-pin SOIC or	Now	Now
Harris		5	3.3/VRE	11	95%		7-pin TO-220 or 7-pin D²Pak		
	HIP5010	5	2.8	6	89%	2	7-pin TO-220 or	Now	Now
		5	3.3/VRE	6	92%		7-pin D <sup>2</sup> Pak		
	HIP5016	5	2.8	6	89%	2	7-pin TO-220 or	Now	Now
		5	3.3/VRE	6	92%		7-pin D <sup>2</sup> Pak		
	LTC1266	5	2.8	10	93%	2	16-pin SOIC	Now	Now
		5	3.3/VRE	10	95%				
Linear Tech	LTC1430	5	2.8	15	93%	2	16-pin SOIC or	Now	Now
		5	3.3	15	95%		8-pin SOIC		
	LTC1435	5	2.8	10	93%	2	16-pin SOIC	Now	Now
		5	3.3/VRE	10	95%				
Linfinity	LX1660/1	5	2.8	12	85%	2	SO-16	Q4'96	Q4'96
		5	3.3/VRE	12	85%				
	MAX797	5	2.8	10	88%	2	16-pin SOIC	Now	Now
Maxim		5	3.3/VRE	10	88%				
	MAX798	5	2.8	10	88%	2	16-pin SOIC	Now	Now
		5	3.3/VRE	10	88%				

#### 2.8V/3.3V/VRE Switching Regulator Solutions

## int<sub>el</sub>.

			Ele	ectrical				Avail	ability
Vendor	Part Number	V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (Max) (A)	Solution Efficency (typical)	Number of MOSFETs	Package	Sample	Product
National	LM3578 & LM3411	5	3.3/VRE	10	88%	1	SO-8 or 5-pin SOT23	Now	Now
	RC5036 (Dual)	5	2.8	10	87%	2	16-pin SOIC	Now	Now
		5	3.3/VRE	5	89%				
Raytheon	RC5031	5	2.8	10	87%	1	14-pin SOIC	Now	Now
		5	3.3/VRE	5	89%				
	RC5035 (Dual)	5	2.8	10	87%	2	16-pin SOIC	Now	Now
		5	3.3/VRE	5	89%				
	Si9140	5	2.8	6	90%	2	16-pin SOIC	Now	Now
Siliconix		5	3.3	6	90.5%				
	Si9145	5	2.8	6	82%	1	16-pin SOIC or	Now	Now
		5	3.3/VRE	6	83%		16-pin TSSOP		
	UC3886	5	2.8	10	85%	1	16-pin SOIC or	Now	Now
		5	3.3/VRE	10	85%		16-pin DIP		
	UCC3881	5	2.8	10	85%	1	16-pin SOIC or	Now	Q1'97
Unitrode		5	3.3/VRE	10	85%		16-pin DIP		
	UCC3880	5	2.8	10	85%	1	20-pin SOIC or	Now	Now
		5	3.3/VRE	10	85%		20-pin DIP		
	UC3874	5	2.8	10	90%	2	18-pin SOIC or	Now	Now
		5	3.3/VRE	10	90%		18-pin DIP		
Unisem	US2050	5	2.8	10	85%	1	7-pin TO-220	Q1'97	
		5	3.3/VRE	10	85%		or TO-263		

2.8V/3.3V/VRE Switching Regulator Solutions (Cond)

### **APPENDIX D**

### D1.0. REGULATOR VENDOR SOLUTIONS CONTACT LIST

		On-board Regul	ators								
Vendor	North America	Europe	Asia	Japan							
Cherry		Dennis Gatano Tel: (401) 886-3305 Fax: (401) 885-5786									
Harris	Dean Henderson Tel: (919) 405-3603 Fax: (919) 405-3651	Robert Lahaye Tel: (33) 1 346 54046 Fax: (33) 1 394-64054	Jason Lin Tel: (886) 2 716 9310 Fax: (886) 2 715 3029	Masaru Agano Tel: (81) 3 3265 7571 Fax: (81) 3 3265 7575							
Linear Tech	Bob Scott Tel: (408) 432-1900 Fax: (408) 434-0507	Fred Killinger Tel: (49) 89 9642550 Fax: (49) 89 963147	Dave Quarrels Tel: (65) 753 2692 Fax: (65) 754 4112								
Linfinity		Tel: (71-	w Stewart 4) 898-8121 4) 893-2570								
Maxim	David Timm Tel: (408) 737-7600 Fax: (408) 737-7194	David Watson Tel: (44) 17 3430 3388 Fax: (44) 17 3430 5511	Steve Huang Tel: (886) 2558 6801 Fax: (886) 2555 6348	Tadi Kodairo Tel: (81) 3 3232 6141 Fax: (81) 3 3232 6149							
National	Venkatesh Shan Tel: (408) 721-3753 Fax: (408) 721-8763	Werner Obermaier Tel: (49) 81 4135 1331 Fax: (49) 81 4135 1220	Vincent Lin Tel: (852) 2737 1616 Fax: (852) 2736 9931	Mark Kachmerak Tel: (81) 43 299 2373							
Raytheon	David McIntyre Tel: (415) 9667734 Fax: (415) 966-7742	David Frye Tel: (44) 17 0566 5555 Fax: (44) 17 0566 3355	Tel: (81) 3	Wisnia 3406 5998 3406 5998							
Semtech	Gene Krzwinski Tel: (805) 498-2111 Fax: (805) 498-3804	Julian Foster Tel: (44) 592-773520 Fax: (44) 592-774781	Tel: (886)	y Pai 2 717 3389 2 713 0282							
Siliconix	Erik Ogren Tel: 408-970-5543 Fax: 408-567-8910	Sean Montgomery Tel: (44) 344 485757 Fax: (44) 344 427371	Serge Jaunay Tel: (852) 2378 9715 Fax: (852) 2375 5733	Tony Grizelj Tel: (81) 3 5562 3321 Fax: (81) 3 5562 3316							
Unitrode	John O'Connor Tel: (603) 429-8504 Fax: (603) 429-8963	David Wells Tel: (44) 181 318 1431 Fax: (44) 181 318 2549	Tel: 8522	Wong -722-1101 2-369-7596							
Unisem		Tel: (71	Amirani 4) 453-1008 4) 453-8748								

## intel

	Vo	bitage Regulator Modules		
Vendor	North America	Europe	APAC	Japan
Ambit		Leonard Kao Tel: (886) 35-7849575 Fax: (886) 35-782924		
Amp	Larry Freeland Tel: (717) 780-6045 Fax: (717) 780-7027	Rob Rix Tel: (44) 1753-67-6800 Fax: (44) 1753-67-6801	Tel: (81) 4	Navin 4-813-8507 4-813-8500
C-MAC		Dave Holmes Tel: (407) 881-2321 Fax: (407) 881-2342		
Corsair		John Beckley Tel: (408) 559-1777 Fax: (408) 559-4294		
Semtech	Gene Krzywinski Tel: (805) 498-2111 Fax: (805) 498-3804	Julian Foster Tel: (44) 592-773520 Fax: (44) 592-774781	Tel: (886)	ny Pai 2 717 3389 2 713 0282
Raytheon	David McIntyre Tel: (415) 966-7734 Fax: (415) 966-7742	David Frye Tel: 44 17 0566 5555 Fax: 44 17 0566 3355	Tel: 81 3	Wisnia 3406 5998 3406 5998
VXI		Joseph Chang Tel: (503) 652-7300 Fax: (503) 786-5011		

Socket 7	
Socket /	

Vendor	North America	Europe	APAC	Japan
Amp	Bob Branden         Rob Rix           Tel: (910) 855-2247         Tel: (44) 753-67-6892           Fax: (910) 855-2224         Fax: (44) 753-67-6808		H. Itoh Tel: (81) 44-844-8086 Fax: (81) 44-812-3203	
Appros	Hiroshi Narita Tel: (81) 45-941-4080			
Augat	David M. Barnum Tel: (508) 699-9890 Fax: (508) 695-8111	Arif Shahab Tel: (44) 952-670-281 Fax: (44) 952-670-342	Atsushi Sasaki Tel: (81) 44-853-5400 Fax: (81) 44-853-1113	
Foxconn	Julia Jang Tel: (408) 749-1228 Fax: (408) 749-1266		Tel: (886)	n or Ivan Liaw ) 2-268-3466 ) 2-268-3225
Yamaichi	Ann Sheperd Tel: (408) 456-0797 Fax: (408) 456-0779	Mr. Matsuda Tel: (49) 89-451021-43 Fax: (49) 89-451021-10	Alan Liu Tel: (886) 02-546-0507 Fax: (886) 02-546-0509	Mr. Shiwaku Tel: (81) 3-3778-6161 Fax: (81) 3-3778-6181
Berg/ McKenie	Fred Baldwin Tel: (510) 651-2700 Fax: (510) 651-1020			



#### Header 7

Vendor	North America	Europe	APAC	Japan
Amp	Larry Freeland Tel: (717) 780-6045 Fax: (717) 780-7027	Rob Rix Tel: (44) 753-67-6892 Fax: (44) 753-67-6808	H. It Tel: (81) 44 Fax: (81) 44	-844-8086
Foxconn	Julia Jang or Paul Fitting Tel: (408) 749-1228 Fax: (408) 749-1266		Wesley Lin c Tel: (886) 2 Fax: (886) 2	-268-3466

#### **Decoupling Capacitors**

Vendor	Part No.	Туре	North America	APAC
AVX	1206YZ105KAT1A	1μF, X7S	Dennis Lienemann Tel: (803) 946-0616	Steve Chan (Singapore) Tel: (65) 258-2833 Fax: (65) 258-8221
	TPSD107K010R0100	100μF, Tantalum	Fax: (803) 946-6678	K.J. Kim (Korea) Tel: (82) 2-785-6504 Fax: (82) 2-784-5411
Johanson Dielectrics	160R18W105K4	1μF, X7R	Dave Lopez Tel: (818) 364-9800 Fax: (818) 364-6100	Bill Yu (Taiwan) Nanco Electronics Tel: (886) 2-758-4650 Fax: (886) 2-729-4209
			NCTR (California only) Tel: (510) 624-8900 Fax: (510) 624-8905	Sales Dept (Hong Kong) Tel: (852) 765-3029 Fax: (852) 330-2560
KEMET Electronics	T495X107K010AS	100μF, Tantalum	Richey-Cypress Elect. Tel: (408) 654-9100 Fax: (408) 566-0160	Warren Marshall Tel: (800) 421-7258 Fax: (714) 713-0129
Murata Electronics	GRM40X7R105J016	1μF, X7R	Sales Department Tel: (770) 436-1300 Fax: (770) 436-3030	Taiwan Tel: (886) 2-562-4218 Fax: (886) 2-536-6721
				Hong Kong Tel: (852) 782-2618 Fax: (852) 782-1545
				Korea Tel: (82) 2-730-7605 Fax: (82) 2-739-5483
ТDК	CC1206HX7R105K	1 μF, X7R/X7S	Sales Department Tel: (847) 803-6100 Fax: (847) 803-6296	Korea Tel: (82) 2-554-6633 Fax: (82) 2-712-6631
				Taiwan Tel: (886) 2-712-5090 Fax: (886) 2-712-3090
				Hong Kong Tel: (852) 736-2238 Fax: (852) 736-2108

#### Shorting Blocks

Vendor	North America	Europe	APAC	Japan
Amp	Larry Freeland Tel: (717) 780-6045 Fax: (717) 780-7027 Fax: (44) 753-67-6808		H. Itoh Tel: (81) 44-844-8086 Fax: (81) 44-812-3203	
Foxconn	Julia Jang or Paul Fitting Tel: (408) 749-1228 Fax: (408) 749-1266		Tel: (886	n or Ivan Liaw 6) 2-268-3466 6) 2-268-3225
Molex	Micheal Gits Tel: (408) 946-4700 Fax: (408) 946-5386	(Molex) Tel: (49) 89-413092-0 Fax: (49) 89-401527	(Molex) Tel: (65) 268-6868 Fax: (65) 265-6044	

Resistors				
Vendor	Size	Туре	Accuracy/ Value	Contact
Thin Film Technology	1208	thin	0.1%, 100-250KΩ 0.5%, 10-250KΩ	(507) 625-8445 Region Sales Mgrs
	0805	thin	0.1%, 100-100KΩ 0.5%, 10-1MΩ	Patrick Lyons x14 W. of Mississippi (except TX & S. Cal)
	0803	thin	0.1%, 100-33KΩ 0.5%, 10-330KΩ	Mark Porisch x12 Southern US, E. of Mississippi (inc. TX)
	0402	thin	0.5%, 10-100ΚΩ	Tim Goertzen x13 Northern U.S., E. of Mississippi & Canada
				Mike Smith (310) 768-8923 Southern California
Dale Electronics	0603	thin	0.5%, 10-100ΚΩ	Gary Bruns (402) 371-0080
		thick	1%,2%, 10-1MΩ	
	805	thin	0.1%, 100-100ΚΩ	
Koa Spear	805	thin	0.1%, 100-100ΚΩ	T. Yogi (814) 362-5536
		thick	0.5-5%, 10-1MΩ	
Beckman Industrial	0805	thin	0.1%, 10K-100KΩ	Cathy Whittaker (214) 392-7616
		thick	1-5%, 10-1MW	
	0603	thick	1-5%, 10-1MW	

## intel®

#### 3.3V Clock Driver Suppliers

3.5V Clock Driver Suppliers				
Supplier	Contact	Phone	Fax	
ICS	Raju Shah	408-925-9493	408-925-9460	
ICW	Angel Atondo	408-922-0202 ext 1131	408-922-0833	
National Semiconductor	John Bergen	408-721-2990	408-732-6017	
Cypress Semiconductor	John Wunner	206-821-9202 ext 325	206-820-8959	
Texas Instruments	David Hoover	903-868-5694	903-868-5962	
IDT	Mark Hermsen	408-492-8366	408-492-8362	
AMCC	Mark Denzin	619-535-6526	619-450-9885	
Motorola	Geraldine Stih	602-952-3046	602-952-3682	
Triquint Semiconductor	George Sanders	503-644-3535	503-644-3198	
IMI	Elie Ayache	408-263-6300	408-263-6571	

AP-579

# intel®

I

### **APPENDIX E**

### E1.0. LIST OF RELATED TOOLS & COLLATERAL

#### E1.1. Public Documentation

These documents may be ordered from the Intel Literature Center by calling 800-548-4725 in the U.S. In other geographies please contact your local sales office.

Document Title	Order Number
Pentium® Processor Family Developer's Manual (3 Volume Set)	241563
<ul> <li>Volume 1: Pentium Processors (Databook)</li> <li>Volume 2: 82496/82497/82498 Cache Controller and 82491/82492/82493 Cache SRAM (Databook)</li> </ul>	241428 241429
- Volume 3: Architecture and Programming Manua	241430
Pentium® Processor Datasheet (75 MHz, 90 MHz, 100 MHz, 120 MHz, 133 MHz, 150 MHz, 166 MHz and 200 MHz)	241997
Pentium® Processor Specification Update	242480
Pentium <sup>®</sup> Processor Family Product Briefs	241561
Pentium® Processor Performance Brief	241557
Pentium® Processor Technical Overview	241610
AP-479: Pentium® Processor Clock Design	241574
AP-480: Pentium <sup>®</sup> Processor Thermal Design Guidelines	241575
AP-485: Intel Processor Identification with the CPUID Instruction	241618
AP-577: An Introduction to PPGA Packaging	243103
AP-522: Implementation Guidelines for 3.3V Pentiun® Processors with VRE Specifications	242687
AP-578: Software and Hardware Considerations in Handling FPL Exceptions	242415
Pentium® Processor 3.3V Clock Driver Specifications	Contact your local Intel Sales Office or Distributor
Pentium® Processor 3.3V ASIC Interface Specification	Contact your local Intel Sales Office or Distributor
Pentium <sup>®</sup> Processor 3.3V Pipeline BSRAM Specification	Contact your local Intel Sales Office or Distributor

### E1.2. Collateral Available Under Non-Disclosure Agreement

These documents may be obtained by contacting your local Intel sales office or distributor.

#### **Product Information**

Document Title	Notes ID/PDDC Document Number
Pentium® Processor Specification Update	FMKIHU
200 MHz P54CS-cC0 Stepping Information, Rev. 1.0	EW3Q1T
P55C BIOS Compatibility	CW1QGR
P55C External Design Specification (EDS), Rev. 3.1	SC-1294
P55C Platform Architecture Analysis, Rev. 3.0	SC-1263

#### System Design Documentation Notes ID/PDDC Document Number **Document Title** Pentium® Processor Flexible Motherboard (FMB) Design RG4Y1L Guidelines, Rev 2.0 P55C/FMB Design Review Checklist, Rev 3.0 **MCLOOO** Socket 7 Specification, Rev. 3.0 FM-0632 PC89O9 Socket 7 Design Review Checklist, Rev. 2.0 Pentium® Processor Input Strapping Recommendations, MCQ3OW Rev. 2.0 P55C Voltage Regulator Module Overview and Targe FBKP54 Spec., Rev 4.0 Voltage Guidelines for Pentiur® Processors with MMX™ KW1TFD Technology

System Design Tools		
Split-plane Platform Test Kit	Contact your local Intel Sales Office or Distributor	

#### **E2.0. REFERENCES**

Clyde F. Coombs, Jr., Printed Circuits Handbook, McGraw Hill Publishing Co., New York, 1988

### intel

UNITED STATES, Intel Corporation 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, CA 95052-8119 Tel: +1 408 765-8080

> JAPAN, Intel Japan K.K. 5-6 Tokodai, Tsukuba-shi, Ibaraki-ken 300-26 Tel: + 81-29847-8522

> > FRANCE, Intel Corporation S.A.R.L. 1, Quai de Grenelle, 75015 Paris Tel: +33 1-45717171

UNITED KINGDOM, Intel Corporation (U.K.) Ltd. Pipers Way, Swindon, Wiltshire, England SN3 1RJ Tel: +44 1-793-641440

> GERMANY, Intel GmbH Dornacher Strasse 1 85622 Feldkirchen/ Muenchen Tel: +49 89/99143-0

HONG KONG, Intel Semiconductor Ltd. 32/F Two Pacific Place, 88 Queensway, Central Tel: +852 2844-4555

CANADA, Intel Semiconductor of Canada, Ltd. 190 Attwell Drive, Suite 500 Rexdale, Ontario M9W 6H8 Tel: +416 675-2438