

Pentium[®] II Processor – Low-Power Module at 266 MHz Memory Bus Simulation Methodology

Application Note

June 1999

Order Number: 273217-002



Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Pentium® II processor – Low-Power Module may contain design defects or errors known as errata which may cause the products to deviate from published specifications. Current characterized errata are available on request.

MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright © Intel Corporation, 1999

*Third-party brands and names are the property of their respective owners.



1.0	Intro	oduction	5
	1.1	Key Terms	
	1.2	Related Documents	5
2.0	Sim	ulation Prerequisites	6
3.0	Sim	ulation Block Diagram	6
4.0	Deta	nils of the Electrical Interconnect Models	7
5.0	Sim	ulation Conditions	8
6.0	Fligl	nt Time and Signal Quality Definitions	11
	6.1	Procedure 1: Determining Flight Time	
		6.1.1 Flight Time Determination for Setup Time	
		6.1.2 Hold Time	
	6.2	Procedure 2: Signal Quality	
Figures	3		
	1	Simulation Model Components	7
	2	400-pin Connector Package Model	
	3	DIMM Connector Package Model	
	4	DIMM Connection	
	5	Determining Flight Time	
	6 7	Flight Time (Rising Edge)Flight Time (Falling Edge)	
	8	Flight Time Measurement (With Ringing)	
Tables			
Tables			
	1	Related Intel Documents	
	2	Fast, Slow, and Worst-Case Signal Quality Corner Interconnect Models	
	3	Low-Power Module Memory Interface Pin Loading	
	4 5	Simulation Conditions	
		JUDIAL COMIN CITETIA	14

_				



1.0 Introduction

This application note describes a simulation methodology for interfacing memory signals from the Intel[®] Pentium[®] II Processor – Low-Power Module to the 66-MHz Unbuffered SDRAM Dual In-Line Memory Modules (SDRAM DIMM).

The models used to drive the simulation tool are based on the I/O Buffer Industry Standard (IBIS).

1.1 Key Terms

The Low-Power Module is identical to the Pentium II Processor Mobile Module Connector (MMC-2). A complete description of this module is located in the *Intel® Pentium® II Processor – Low-Power Module* datasheet (order number 273256).

Intel 440BX AGPset refers to both the 82443 BX Host Bridge/Controller and the 82371EB PCI ISA IDE Xcelerator. A complete description of this chipset is located in both the *Intel*[®] 440BX AGPset: 82443BX Host Bridge/Controller datasheet (order number 290633) and the 82371AB PCI-TO-ISA/IDE Xcelerator (PIIX4) datasheet (order number 290562).

SDRAM DIMM refers to synchronous DRAM dual in-line memory modules.

SE Board refers to the system electronics board.

1.2 Related Documents

These documents are available for download from Intel's World Wide Web site at http://www.intel.com.

Table 1. Related Intel Documents

Document	Order Number
Intel® Pentium® II Processor – Low-Power Module datasheet	273256
Mobile Pentium [®] II Processor Specification Update	243887
82371AB PCI-TO-ISA/IDE Xcelerator (PIIX4) datasheet	290562
Intel® 440BX AGPset: 82443BX Host Bridge/Controller datasheet	290633
82443BX Host Bridge/Controller Electrical and Thermal Timing Specification datasheet addendum	273218
Intel® 440BX AGPset: 82443BX Host Bridge/Controller Specification Update	290639



2.0 Simulation Prerequisites

The following information is needed to simulate the Low-Power Module memory bus:

- Pentium[®] II Processor Mobile Module MMC-2 I/O Buffer Model Specification, Rev 1.0 (contact your Intel Field Sales Representative)
 - Module interconnect specifications
 - Connector parameters
- 82443BX Electrical and Thermal Timing Specifications datasheet addendum, Rev 1.0 (order number: 273218)
 - 82443BX AC and DC Specifications
- 4-Clock 66 MHz 72-Bit ECC Unbuffered SDRAM DIMM Design Specification, Rev 1.0 (http://developer.intel.com/)
 - DIMM board layout
 - SDRAM AC and DC specifications
- I/O Buffer Models
 - 82443BX IBIS model, Rev 1.2 (contact your Intel Field Sales Representative). The 82443BX IBIS model is used for the Intel[®] 440BX AGPset chipset.
 - SDRAM component IBIS models. The 66-MHz unbuffered SDRAM IBIS models are available in x8 and x16 configurations from various memory manufacturers.

3.0 Simulation Block Diagram

Figure 1 shows the simulation block diagram for the Low-Power Module/DIMM memory interface. The Pentium II Processor Mobile Module MMC-2 I/O Buffer Model describes the interconnect characteristics between the Low-Power Module 400-pin connector, and the 82443BX Host Bridge/Controller.

As shown in Figure 1, the 400-pin connector is used to model the net (TL-1) and the 400-pin connector model. The 4-clock, 66-MHz, 72-bit Unbuffered SDRAM DIMM specification, which describes the interconnect characteristics of the SDRAM DIMM, is used to model the nets (TL-3, TL-4, TL-5, TL-6) of DIMM. Based on all the corners of simulations, as described in Section 5.0, the interconnect on the system electronics (SE) board (TL-2) can be specified to meet the setup/hold requirements for both the SDRAM and 82443BX Host Bridge/Controller.






Figure 1. Simulation Model Components

4.0 Details of the Electrical Interconnect Models

This section provides detailed information on the electrical interconnect models used for the simulation. Table 2 lists the assumed characteristics for the Low-Power Module, the SE board, and the DIMM interface, for fast, slow, and worst-case signal quality models.

Table 2. Fast, Slow, and Worst-Case Signal Quality Corner Interconnect Models

Component	Parameter	Fast	Typical	Slow	Units
	Impedance (Z ₀)	47	55	63	Ω
Low-Power Module	Dielectric (E _r)	4.1	4.4	4.8	
	Trace Propagation Delay (t _{pd})	138	162	186	ps/in
	Impedance (Z ₀)	47	55	63	Ω
SE Board	Dielectric (E _r)	4.1	4.4	4.8	
	Trace Propagation Delay (t _{pd})	138	162	186	ps/in
	Impedance (Z ₀)	60	70	80	Ω
DIMM	Dielectric (E _r)	4.2	4.4	4.8	
	Trace Propagation Delay (t _{pd})	133	158	183	ps/in



Figure 2, shows the *Pi*-element network model used for the 400-pin module connector.

Figure 2. 400-pin Connector Package Model





Figure 3 shows the *Pi*-element network model used for the DIMM connector.

Figure 3. DIMM Connector Package Model



5.0 Simulation Conditions

The DIMM topology routing for each signal is defined in the 4-Clock 66 MHz 72-Bit ECC Unbuffered SDRAM DIMM design specification. Figure 4 shows the 2-DIMM system connection and the possible receiver pin loads for each memory signal. For example, a fully populated x8 with ECC arrangement for a 2-DIMM system yields the heaviest receiving pin load (2 x 18 = 36 loads) on the SRAS_A#, SCAS_A#, WE_A#, and MAB# signals, as shown in Table 3. Since the Low-Power Module is also designed to support a 1-DIMM system, a x16 arrangement DIMM yields the lightest pin load (four loads) on the same signals.

The heaviest and lightest receiving pin loads for each Low-Power Module memory signal is used for slow (setup) and fast (hold) corner simulations, respectively.

The DIMMs used for this simulation are x8, x8 with ECC, and x16 DIMM arrangements.



Figure 4. DIMM Connection




Table 3. Low-Power Module Memory Interface Pin Loading

SDRAM	Number of Populated	Number of Pin Loads				
Signals	DIMM Sockets on SE Board [†]	DIMM x8	DIMM x8 with ECC	DIMM x16		
SRAS_A#	1 min, 2 max	8 min, 16 max	9 min, 18 max	4 min, 8 max		
SCAS_A#	1 min, 2 max	8 min, 16 max	9 min, 18 max	4 min, 8 max		
WE_A#	1 min, 2 max	8 min, 16 max	9 min, 18 max	4 min, 8 max		
MAB[x:x]#	1 min, 2 max	8 min, 16 max	9 min, 18 max	4 min, 8 max		
CKE[x:x]	1	8	9	4		
CS_A[x:x]#	1	8	9	4		
MD[x:x], MECC[x:x]	1 min, 2 max	1 min, 2 max	1 min, 2 max	1 min, 2 max		
DQM_A[x:x]#	1 min, 2 max	1 min, 2 max	1 min, 2 max	1 min, 2 max		

 $[\]dagger$ $\,$ Assumes a 2-DIMM socket system.

Low-Power Module Memory Bus Simulation Methodology



Table 4 lists the Low-Power Module/DIMM condition used in the simulation. Each driver/receiver pair of the memory signal with the heaviest/lightest pin load is simulated with these conditions. The first four entries of the table are used for slow corner (setup) simulations in conjunction with heaviest receiver pin loads of the driver/receiver signal pair. The last four entries of the table are used for fast corner (hold) and signal quality simulations in conjunction with the lightest receiver pin loads of the driver/receiver signal pair.

Table 4. Simulation Conditions

Driver	Receiver	Low-Power Module/SE Board Trace Velocity (ns/in)	DIMM Trace Velocity (ns/in)	Low-Power Module/SE Board Impedance (ohms)	DIMM Impedance (ohms)
Slow	Slow	0.186	0.183	63	80
Slow	Slow	0.186	0.183	63	60
Slow	Slow	0.186	0.183	47	80
Slow	Slow	0.186	0.183	47	60
Fast	Fast	0.138	0.133	63	80
Fast	Fast	0.138	0.133	63	60
Fast	Fast	0.138	0.133	47	80
Fast	Fast	0.138	0.133	47	60

In general, a simulation tool assumes a no-loss transmission line in the pre-layout simulation. Also, each signal is simulated as a single net. No crosstalk is taken into account.

After the S.E. board is designed to meet the memory interface trace length requirement, a crosstalk simulation can be run with two adjacent parallel lines. The stackup and trace width are varied to run a fast and slow corner simulation. However, this document only describes the methodology for pre-layout simulations.




6.0 Flight Time and Signal Quality Definitions

6.1 Procedure 1: Determining Flight Time

The flight time of the Low-Power Module memory interface is measured from the reference waveform, which is generated by driving a 0 pf load to the receiving pin, as shown in Figure 5.

Figure 5. Determining Flight Time






6.1.1 Flight Time Determination for Setup Time

The maximum flight time measurement is used to determine the setup time of a memory signal. Both the rising and falling edges should be considered. Figure 6 shows the determination of maximum flight time for the rising edge of a memory signal.

Figure 6. Flight Time (Rising Edge)



The flight time of the rising edge is measured between the driver and receiver at 1.4 V since the threshold switching voltage of the SDRAM is at this voltage.


However, if the edge rate (20% - 80% measurement) of the flight time is less than 1 V/ns, then the flight time is measured between the driver at 1.4 V and the receiver at 2.0 V (V_{ih}), and derating it by subtracting 600 ps.

The maximum flight time is the greater of the two measurements.



Figure 7 shows the determination of flight time for the falling edge of a signal.

Figure 7. Flight Time (Falling Edge)



The flight time of the falling edge is determined between the driver and receiver at 1.4 V.

However, if the edge rate of the flight time is less than 1 V/ns, then the flight time is determined between the driver at 1.4 V and the receiver at 0.8 V (V_{il}), and derating it by subtracting 600 ps.

The maximum flight time is the greater of the two measurements.

6.1.2 Hold Time

The minimum flight time measurement is used to determine the hold time of a memory signal.

The flight time of the rising edge is determined between the driver and receiver at 1.4 V.

However, if the edge rate of the flight time is less than 1 V/ns, then the flight time is determined between the driver at 1.4 V and receiver at 0.8 V (V_{il}), and derating it by adding 600 ps.

The minimum flight time is the lesser of the two measurements.

Repeat the above process for the falling edge with the exception that the flight time is measured between $1.4\ V$ and $2.0\ V$.



6.2 Procedure 2: Signal Quality

Signal quality is simulated using the fast corner models because the fast edge rates will induce the worst case overshoot and ringback. Overshoot is that part of the signal that transitions above V_{cc} or below V_{ss} when measured at the receiver pin. Ringback is measured as that part of the signal that crosses V_{cc} in the negative direction to its lowest part (for low to high transitions) and that part of the signal that crosses V_{ss} in the positive direction to its highest part (for high to low transitions). Settling time is measured at V_{cc} minus 10% at the point the signal last crosses that voltage for low to high transitions. For high to low transitions, settling time is measured at the last crossing of V_{ss} plus 10% of V_{cc} .


Table 5 outlines the signal quality criteria that are used to define constraints on overshoot and undershoot. In the case of the 4-clock 66 MHz 72-bit ECC Unbuffered SDRAM DIMM specification, the maximum instantaneous overshoot/undershoot is +/- 1.5 V, and the inputs may overshoot beyond maximum $V_{cc}\,(V_{cc}+5\%)$ or undershoot below V_{ss} for 5 ns on the SDRAM inputs. For Low-Power Module/440BX memory interface signal quality conditions, the maximum instantaneous overshoot/undershoot is +/- 1.6 V, and the inputs may overshoot beyond maximum $V_{cc}\,(V_{cc}+5\%)$ or undershoot below V_{ss} by 0.8 for 7.0 ns on the inputs.


Table 5. Signal Quality Criteria

Driver	Receiver	Overshoot	Undershoot	Rise Time (min)	Fall Time (min)
CLK Driver	SDRAM	≤ 1.5 V for ≤ 5 ns	≤ 1.5 V for ≤ 5 ns	1 V/ns	1 V/ns
440BX	SDRAM	≤ 1.5 V for ≤ 5 ns	≤ 1.5 V for ≤ 5 ns	1 V/ns	1 V/ns
CLK Driver	440BX	≤ 1.6 V for ≤ 7 ns	≤ 1.6 V for ≤ 7 ns	1 V/ns	1 V/ns
SDRAM	440BX	≤ 1.6 V for ≤ 7 ns	≤ 1.6 V for ≤ 7 ns	1 V/ns	1 V/ns

If there is a signal quality issue on a memory signal where the ringback crosses the threshold regions (i.e., V_{ih} , V_{il}), then the maximum and minimum flight time has to be re-measured. In this case, the flight time of a signal has to be measured at the last crossing of 2.0 V for the rising edge and at the last crossing of 0.8 V for the falling edge. Figure 8 shows how to measure the flight time when there is ringing.







_				