
TeleVideo[®]

Terminal Maintenance

Training Manual

March 1983

Copyright © 1981 by TeleVideo Systems, Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of TeleVideo Systems, Inc., 1170 Morse Avenue, Sunnyvale, California 94086.

Disclaimer

TeleVideo Systems, Inc. makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, TeleVideo Systems, Inc. reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of TeleVideo Systems, Inc. to notify any person of such revision or changes.

TeleVideo Systems, Inc., 1170 Morse Avenue, Sunnyvale, California 94086 408/745-7760





TABLE OF CONTENTS

	SECTION
WARRANTY, ORDERING SPARE PARTS, KEY CAPS, SPARE KITS - -	1
970 THE OF, SCHEMATICS, PARTS LIST - - - - -	2
950 THE OF, SCHEMATICS, PARTS LIST - - - - -	3
925 THE OF, SCHEMATICS, PARTS LIST - - - - -	4
912/920 THE OF, SCHEMATICS, PARTS LIST - - - - -	5
910/910+ THE OF, SCHEMATICS, PARTS LIST - - - - -	6
VIDEO MODULE/POWER SUPPLY - - - - -	7
970 VIDEO MODULE/POWER SUPPLY - - - - -	8
TERMINAL TROUBLE SHOOTING GUIDE - - - - -	9
970 TERMINAL TROUBLE SHOOTING GUIDE - - - - -	10
SPECIFICATION SHEETS - - - - -	11
SERVICE NOTES - - - - -	12



1998



ORDERING SPARE PARTS

Parts are ordered directly from Terminal Spare Parts order entry at our corporate head quarters in Sunnyvale, California. Call (408) 745-7760 or (800) 538-8725 (outside California). For international customers Telex 910-399-9621, attention Terminal Spares Order Entry. Contract customers and institutions can order parts on a Purchase Order and be invoiced; please have Purchase Order number and TeleVideo part number ready at time of call. All other customers must order parts on a C.O.D. or cash-in-advance basis. There is a \$50.00 minimum on all orders (except manuals).

For orders placed in California, add 6.5% sales tax. There is a shipping and handling charge of \$10.00 per order. There will be no drop shipments, so please include the shipping and billing addresses with your order. Shipments are made Best Way, which is UPS or U.S. Mail. Any special shipping requests will be accommodated, but any extra costs incurred will be added to the invoice.

NORTHWEST REGION

MIDWEST REGION

EASTERN REGION

SOUTHEAST REGION

SOUTHERN REGION

WESTERN REGION

REGIONAL SALES OFFICE

WESTERN REGION

505 N. TUSTIN AVE.
SUITE 253
SANTA ANA, CA. 92705
(714) 557-6095

SOUTHERN REGION

4560 BELTLINE RD.
SUITE 424
DALLAS, TX 75293
(214) 980-9978

EASTERN REGION

202 JOHNSON RD.
SUITE A-107
ATRUIM 1
MORRIS PLAINS, NJ 07950
(201) 267-8805

SOUTHEAST REGION

5901-C PEACHTREE-DUNWOODY RD.
SUITE 260
ATLANTA, GA. 30328
(404) 399-6464

NORTHWEST REGION

1170 MORSE AVE
SUNNYVALE, CA. 94086
(408) 745-7760

MIDWEST REGION

125 E. LAKE ST.
SUITE 203
BLOOMINGDALE, ILL. 60108
(312) 351-9350

October 29, 1982

TERMINAL SPARE PART PRICE LIST WITH REFERENCE TO NEW PART NUMBERS

DESCRIPTION	OLD P/N	NEW P/N	UNIT PRICE

MANUALS			

INSTAL & USER GUIDE 910	B300005-001	2004800	5.00
INSTAL & USER GUIDE 910PLUS	B300021-001	2004600	5.00
INSTAL & USER GUIDE 912/920	B300001-001	2001800	5.00
INSTAL & USER GUIDE 925	B300013-001	2003500	5.00
INSTAL & USER GUIDE 950	B300002-002	2002000	5.00
MAINTENANCE MANUAL 910/910PLUS	B300005-002	2002600	50.00
MAINTENANCE MANUAL 912/920	B300001-002	2001900	50.00
MAINTENANCE MANUAL 925	B300013-002	2003600	50.00
MAINTENANCE MANUAL 950	B300002-002	2002100	50.00

MODULES			

POWER SUPPLY MODULE	BC-01642	2195700	91.00
VIDEO MODULE	BC-01643	2195800	93.00
LOGIC BOARD 910	B900011-001	2014000	395.00
LOGIC BOARD 910 G/A	B900011-001	2014001	395.00
LOGIC BOARD 910PLUS	B900011-003	2014002	395.00
LOGIC BOARD 910PLUS G/A	B900011-003	2014500	395.00
LOGIC BOARD 912/920B	B900001-001	2009000	458.00
LOGIC BOARD 912/920C	B900001-001	2009002	458.00
LOGIC BOARD 925	B900014-001	2015500	514.00
LOGIC BOARD 925 G/A	B900014-001	2015501	514.00
LOGIC BOARD 950	B900002-001	2009500	539.00
LOGIC BOARD 950 G/A	B900002-001	2009501	539.00
KEYBOARD ASSEMBLY 910/910PLUS	K030330-003	2090001	105.00
KEYBOARD ASSEMBLY 912B	K030330-001	2206500	105.00
KEYBOARD ASSEMBLY 912C	K030330-003	2090000	105.00
KEYBOARD ASSEMBLY 920B	K030330-002	2089900	126.00
KEYBOARD ASSEMBLY 920C	K030330-004	2090100	126.00
KYBD ASSEMBLY W/HOUSING 925/950	K030331-001	2090200	175.00
TUBE, B/W P4 12"	T300002-001	2049100	179.00
TUBE, GREEN P31 12"	T300002-002	2049300	179.00

CASES			

TOP CASE 910/912	CRT-010267	2151600	97.80
TOP CASE 920	CRT-010334	2153800	97.80
TOP CASE 925/950	CRT-05001	2141800	97.80
TOP CASE KEYBOARD 925/950	CRT-04001	2204200	25.00
BOTTOM CASE 910/912/920	CRT-010268	2151700	70.20
BOTTOM CASE 925/950	CRT-05002	2141700	70.20
BOTTOM CASE KEYBOARD 925/950	CRT-04002	2199100	35.00
BEZEL TOP CASE 925/950	CRT-05003	2141900	20.00
BEZEL KEYBOARD 925/950	CRT-04003	2198000	10.00

```

*****
KITS/OPTIONS
*****
PATTERN GENERATOR (912/950 INSTALLED)      2122300      200.00
  DEMO PROGRAM EPROM 910                    8000094       16.00
  DEMO PROGRAM EPROM 910PLUS                8000073       16.00
  DEMO PROGRAM EPROM 925                    8000072       16.00
  DEMO PROGRAM EPROM 950                    8000119       16.00
CONVERSION KIT 910                          2169700       25.00
CONVERSION KIT 910PLUS                      2169100       25.00
CONVERSION KIT CP/M WORDSTAR 950           2187400      100.00
CURRENT LOOP KIT 910/910PLUS                A300006-001  2131000       50.00
CURRENT LOOP KIT 925                       A300006-002  2131100       60.00
MEMORY KIT 2ND PAGE 912/920                A300004-001  2001400       35.00
MEMORY KIT 2ND PAGE 925/950                A300004-002  2001500       40.00
MEMORY KIT 3RD,4TH PAGE 950                A300004-003  2001600       80.00
MEMORY KIT 2ND,3RD,4TH PAGE 950           2231700      120.00
SP PTS LOGIC BOARD 910                     A300001-007  2000600      112.22
SP PTS LOGIC BOARD 910 G/A                 2225400      158.12
SP PTS LOGIC BOARD 910PLUS                 A300001-009  2000800      124.19
SP PTS LOGIC BOARD 910PLUS G/A            2225500      162.70
SP PTS LOGIC BOARD 912/920                A300001-001  2000000      150.80
SP PTS LOGIC BOARD 925                    A300001-011  2001000      135.71
SP PTS LOGIC BOARD 925 G/A                2225300      181.61
SP PTS LOGIC BOARD 950                    A300001-005  2000400      183.08
SP PTS LOGIC BOARD 950 G/A                2233000      218.90
SP PTS MECH 910/910PLUS                    A300001-010  2000900       60.23
SP PTS MECH 912/920                       A300001-003  2000200       66.03
SP PTS MECH 925/950                       A300001-006  2000500       54.05
SP PTS POWER SUPPLY/VIDEO MOD              A300001-002  2000100      134.28
SP PTS ADDITIONAL PARTS                    A300001-004  2000300      202.25

```

```

*****
ELECTRICAL COMPONENTS      CAPACITORS
*****
CAP CERAMIC 1.0PF 1KV SPARK GAP           C900100-012  2030900       2.04
CAP CERAMIC 220PF 50V                    CC-50221SL   2195900       .72
CAP CERAMIC .01UF 16V 20%                C900100-001  2028700       .72
CAP CERAMIC 330PF 50V 20%                C900100-003  2029100       .72
CAP CERAMIC .1UF 50V 10%                 C900100-008  2030100       .72
CAP DIP MICA 10PF                          C600100-001  2024100       .72
CAP ELECTROLYTIC 22UF 15V                  C700100-001  2025700       .72
CAP ELECTROLYTIC 22UF 50V                  C700100-003  2026100       .72
CAP ELECTROLYTIC 4.4UF 35V 10%            C700100-008  2026900       2.08
CAP ELECTROLYTIC 10UF 16V 20%             C700100-010  2027300       .72
CAP ELECTROLYTIC 1UF 16V 10%              C700100-013  2027900       1.08
CAP ELECTROLYTIC .22UF 35V                 C700100-016  2028500       .72
CAP ELECTROLYTIC 100UF 10V                 CE-10107S    2196000       .72
CAP ELECTROLYTIC 22UF 100V                 CE-10226SH   2196100       .72
CAP ELECTROLYTIC 2.2KUF 10V                CE-10228S    2196200       2.28
CAP ELECTROLYTIC 100UF 160V                CE-16107SH   2196300       6.60
CAP ELECTROLYTIC 22UF 160V                 CE-16226SH   2196400       1.27
CAP ELECTROLYTIC 220UF 16V                 CE-16227S    2199300       .72
CAP ELECTROLYTIC 3.3KUF 35V                CE-35338S    2196500       6.91
CAP ELECTROLYTIC 4.7KUF 16V                CE-35478S    2196600       6.56
CAP ELECTROLYTIC 4.7UF 16V                 CM-16475     2196700       .72
CAP ELECTROLYTIC 470 35V                   CT-35338S    2198200       1.68

```


CAP MICA 20PF	C600100-002	2024300	.72
CAP MICA 100PF 50V 5%	C600100-004	2024700	.72
CAP MICA 47PF 50V 5%	C600100-005	2024900	.72
CAP MICA 150PF 500V 1%	C600100-006	2025100	.72
CAP MICA 330PF 500V 5%	C600100-007	2025300	.95
CAP MICA 390PF 500V 5%	C600100-008	2025500	1.07
CAP MONOLYTHIC .01UF 50V 10%	C900100-002	2028900	.72
CAP MONOLYTHIC 330PF 100V 20%	C900100-004	2029300	.72
CAP MONOLYTHIC 47PF 100V 5%	C900100-005	2029500	1.08
CAP MONOLYTHIC 68PF 1KV 20%	C900100-007	2029900	.72
CAP MONOLYTHIC .039UF 50V 10%	C900100-009	2030300	.72
CAP MONOLYTHIC .039UF 50V 5%	C900100-010	2030500	1.08
CAP MYLAR .0068UF 200V	CM-20682H	2196800	.72
CAP MYLAR .001UF 50V	CM-50102	2196900	.72
CAP MYLAR .01UF 50V	CM-50103	2197000	.72
CAP MYLAR .047UF 50V	CM-50473	2197100	.72
CAP MYLAR .47UF 50V	CM-50474	2197200	1.44
CAP MYLAR .1UF 600V	CM-60104H	2197300	1.35
CAP MYLAR .047UF 400V	CO-40473H	2197500	1.86
CAP RADIAL LEAD 1UF 15V	C800100-001	2027901	.72
CAP TANTALUM .68UF 50V	C700100-002	2025900	1.74
CAP TANTALUM 3.3UF 50V 10%	C700100-005	2026300	2.40
CAP TANTALUM 10UF 25V 10%	C700100-009	2027100	1.98
CAP TANTALUM 4.7UF 16V 10%	C700100-011	2027500	.96
CAP TANTALUM .33UF 35V	CT-35334	2198100	1.20
CAP NON POLARIZED .20UF 50V	CN-152065	2197400	4.63

DIODES - REGULATORS - TRANSISTORS

DIODE ZENER IN759A/RD12EB	SD-10254	2201600	1.82
DIODE IN914	S360100-000	2047500	.72
DIODE IN920/KDS8513A	SD-10258	2201800	.90
DIODE IN4001	S360100-001	2047700	.91
DIODE IN4004/DS-130TB	SD-10257	2202200	1.00
DIODE IN5391/DS135D	SD-01251	2200600	.72
DIODE DSA17C/MR500	SD-01253	2201500	1.94
DIODE DS18/IDS135D	SD-01252	2201400	.72
DIODE DS113A/MRI-1000	SD-01255	2201700	6.29
DIODE LEC MV55A RED	S360100-003	2048100	3.00
DIODE P6KE	S360100-002	2047900	4.20
REGULATOR LAS1512	SI-0551	2202500	35.00
REGULATOR LAS16CB	R600005-001	2126900	18.60
REGULATOR LAS1605	R600004-003	2126800	23.70
REGULATOR LAS1812	SI-01553	2202400	35.00
REGULATOR 78MO5	R600000-001	2126100	3.96
TRANSISTOR 2N2219A	S350100-000	2045300	3.60
TRANSISTOR 2N2907A	S350100-003	2045900	.97
TRANSISTOR 2N3019	S350100-002	2045700	2.64
TRANSISTOR 2N3906/2SA495	ST-10351	2042200	.91
TRANSISTOR 2N4401/2SC1166	S350100-001	2045500	2.02
TRANSISTOR 2N5551/2SC983	S350100-009	2047100	2.59
TRANSISTOR 2N6121/2SC1173	ST-01353	2199700	4.00
TRANSISTOR 2N6124/2SA473	ST-01354	2202100	4.28
TRANSISTOR 2SC2233/MJE13006	S350100-010	2047300	22.80
TRANSISTOR KTC 1627A/MPSA06	S350100-007	2046700	2.07
TRANSISTOR 2N3904/KTC1815	S350100-006	2046500	4.50

FIRMWARE

SYSTEM EPROM 910	I800000-020	8000020	37.50
SYSTEM ROM 910	I800000-015	8000015	18.90
SYSTEM EPROM 910PLUS	I800000-040	8000040	25.00
SYSTEM ROM 912/920B (A49B1)	I740010-049	2033800	25.80
SYSTEM ROM 912/920C (A49C1)	I740010-050	2034000	25.80
SYSTEM EPROM 925	I800000-033	8000033	37.50
SYSTEM EPROM 925	I800000-031	8000031	37.50
SYSTEM ROM 950 (A41)	I800000-001	8000001	18.90
SYSTEM ROM 950 (A42)	I800000-007	8000007	18.90
CHAR GEN EPROM 910/910PLUS	I800000-021	8000021	37.50
CHAR GEN ROM 910/910PLUS	I800000-016	8000016	18.90
CHAR GEN ROM 912/920 (A3-2)	I740010-053	2034600	14.94
CHAR GEN EPROM 925	I800000-021	8000021	37.50
CHAR GEN ROM 925	I800000-016	8000016	18.90
CHAR GEN ROM 950 (A32)	I800000-003	8000003	18.90
CHAR GEN ROM 950 (A33)	I800000-002	8000002	18.90
KYBD EPROM 910/910PLUS	I800000-019	8000019	21.00
KYBD ENCDR 910/910PLUS	I800000-020	2053200	22.50
KYBD ENCDR 910/910PLUS	I740011-013	2051800	22.50
KYBD ROM 925/950 (U6)	I800000-009	8000009	37.50

INTERGRATED CIRCUITS

IC 74S00	I740010-000	2024000	2.20
IC 74LS00	I740010-001	2024200	1.72
IC 74LS03	I740010-002	2024400	1.72
IC 74S04	I740010-003	2024600	2.41
IC 74LS04	I740010-004	2024800	1.80
IC 74LS05	I740010-005	2025000	1.80
IC 74LS08	I740010-006	2025200	1.80
IC 74LS10	I740010-007	2025400	1.80
IC 74SL20	I740010-008	2025600	1.72
IC 74LS32	I740010-009	2025800	1.86
IC 74LS42	I740010-010	2026000	2.55
IC 74LS51	I740010-011	2026200	1.80
IC 74S74	I740010-012	2026400	3.58
IC 74LS74	I740010-013	2026600	1.80
IC 74LS86	I740010-014	2026800	2.07
IC 74LS109	I740010-015	2027000	2.00
IC 74LS139	I740010-016	2027200	3.18
IC 74LS157	I740010-017	2027400	2.76
IC 74LS163	I740010-018	2027600	4.56
IC 74LS166	I740010-019	2027800	5.04
IC 74LS173	I740010-020	2028000	4.14
IC 74LS174	I740010-021	2028200	3.18
IC 74LS253	I740010-022	2028400	3.24
IC 74LS367	I740010-023	2028600	2.76
IC 74LS373	I740010-024	2028800	3.48
IC 74LS374	I740010-025	2029000	3.48
IC 75188N/1488	I740010-026	2029200	4.14
IC 75189AN/1489	I740010-027	2029400	4.14
IC TIL117	I740010-029	2029800	4.48
IC NE555	I740010-031	2030200	2.58

IC DP8304	I740010-032	2030400	17.59
IC AMD2111-4A	I740010-033	2030600	13.32
IC 2502HP	I740010-034	2030800	15.52
IC TMS9927/5027	I740010-035	2031000	81.76
IC P8035	I740010-036	2031200	41.05
IC H11G3	I740010-051	2034200	3.45
IC 7406	I740010-054	2034800	2.05
IC 4N38	I740010-055	2035000	4.32
IC 7414	I740010-057	2035400	1.92
IC 2114	I740010-059	2035800	9.75
IC 74LS245/N8T245N	I740010-061	2036200	5.76
IC 74LS191	I740010-063	2036600	2.70
IC 74LS273	I740010-068	2037600	3.48
IC 74S240	I740010-069	2037800	8.82
IC 74LS175	I740010-070	2038000	1.74
IC 74S32/629	I740010-074	2038800	1.80
IC 74LS11	I740010-076	2040000	1.14
IC 93S16PC	I740010-080	2040800	6.60
IC 74LS138	I740010-081	2041000	1.68
IC 74LS02	I740010-084	2041600	1.14
IC 74LS241	I740010-086	2042000	3.54
IC AM26LS31	I740010-088	2042400	7.92
IC AM26LS32	I740010-089	2042600	7.92
IC 74LS240	I740010-096	2044000	3.54
IC 74LS244	I740010-097	2044200	5.52
IC 74S174	I740010-099	2044600	3.96
IC 74LS14	I740010-105	2045800	1.44
IC 6116	I740011-000	2049200	40.00
IC 6502A	I740011-002	2049600	28.94
IC 6545	I740011-003	2049800	66.24
IC 6551 1MHz	I740011-004	2155700	28.80
IC 6552A	I740011-005	2050200	27.21
IC Z80A SIO/2	I740011-007	2050600	58.00
IC Z80A CTC	I740011-008	2050800	16.80
IC Z80A CPU	I740011-009	2051000	21.18
IC Z80A DMA	I740011-010	2051200	56.76
IC 64K RAM DYN	I740011-012	2051600	83.76
IC 68B045 2 MHz	I740011-017	2052600	31.50
IC SY6551A-1 2MHz	I740011-019	2053000	24.00
IC SY6545A-1 2MHz	I740011-018	2052800	50.10
IC 910/910 PLUS GATE ARRAY		2057400	42.60
IC 925 GATE ARRAY		2057400	42.60
IC 950 GATE ARRAY A		2057600	23.88
IC 950 GATE ARRAY B		2057800	23.88

RESISTORS & POTENTIOMETERS

RES CF 68 OHM 1/4W 5%	R514000-001	2051100	.72
RES CF 270 OHM 1/4W 5%	R514000-002	2051300	.72
RES CF 330 OHM 1/4W 5%	R514000-003	2051500	.72
RES CF 470 OHM 1/4W 5%	R514000-004	2051700	.72
RES CF 510 OHM 1/4W 5%	R514000-005	2051900	.72
RES CF 1K OHM 1/4W 5%	R514000-006	2052100	.72
RES CF 1.8K OHM 1/4W 5%	R514000-007	2052300	.72
RES CF 3.3K OHM 1/4W 5%	R514000-009	2052700	.72
RES CF 4.7K OHM 1/4W 5%	R514000-011	2053100	.72
RES CF 180 OHM 1/4W 5%	R514000-012	2053300	.72

RES CF 1M OHM 1/4W 5%	R514000-014	2031500	.72
RES CF 750 OHM 1/4W 5%	R514000-015	2031700	.72
RES CF 1.2K OHM 1/4W 5%	R514000-016	2031900	.72
RES CF 100K OHM 1/4W 5%	R514000-017	2032100	.72
RES CF 51K OHM 1/4W 5%	R514000-018	2032300	.72
RES CF 22 OHM 1/4W 5%	R514000-024	2033500	.72
RES CF 47K OHM 1/4W 5%	R514000-025	2033700	.72
RES CF 150 OHM 1/4W 5%	R514000-026	2033900	.72
RES CF 10K OHM 1/4W 5%	R514000-027	2034100	.72
RES CF 200 OHM 1/4W 5%	R514000-028	2034300	.72
RES CF 33 OHM 1/4W 5%	R514000-029	2034500	.72
RES CF 100 OHM 1/4W 1%	R514000-031	2034900	.72
RES CF 51 OHM 1/4W 5%	R514000-037	2036100	.72
RES CF 22K OHM 1/4W 5%	R514000-038	2036300	.72
RES CF 27K OHM 1/4W 5%	R514000-043	2037300	.72
RES CF 47 OHM 1/4W 5%	R514000-045	2037700	.72
RES CF 2.7K OHM 1/4W 5%	R514000-048	2038300	.72
RES CF 91 OHM 1/4W 5%	R514000-049	2038500	.72
RES CF 2.2K OHM 1/4W 5%	R514000-050	2038700	.72
RES CF 3.9K OHM 1/4W 5%	R514000-051	2177400	.72
RES CF 6.8K OHM 1.4W 5%	R514000-052	2039100	.72
RES CF 30K OHM 1/4W 5%	R514000-053	2039300	.72
RES CF 56K OHM 1/4W 5%	R514000-054	2039500	.72
RES PACK 1K OHM SIP 10%	R514000-100	2040500	1.58
RES PACK 6.2K OHM SIP 10%	R514000-101	2040700	1.73
RES PACK 10K OHM SIP 5%	R514000-103	2041100	2.04
RES PACK 4.7K OHM SIP 10%	R514000-104	2041300	1.20
RES PACK 1K OHM SIP 5%	R514000-111	2042700	3.00
RES CF 510 OHM 1/2W 5%	R514003-000	2045100	.72
RES CF 220 OHM 1/2W 5%	R514003-001	2186000	.72
RES CF 390 OHM 1/2W 5%	R514003-002	2176600	.72
RES CF 820 OHM 1/2W 5%	R514003-003	2186200	.72
RES CF 1.5K OHM 1/2W 5%	R514003-004	2186300	.72
RES CF 10K OHM 1/2W 5%	R514003-005	2186400	.72
RES CF 2.2M OHM 1/2W 5%	R514003-006	2186500	.72
RES WW 0.6 OHM 2W	RC02608J	2177100	.72
POT BRIGHTNESS & VERTICAL HEIGHT	RF-07104B	2177700	1.06
POT VERTICAL LINEARITY	RF-07202B	2177800	1.06
POT VIDEO B +	RF-07473B	2177900	1.06
POT FOCUS	RV-24205B	2180100	3.86
POT CONTRAST	RV-24501B	2180200	2.77

TRANSFORMERS/COILS

TRANSFORMER; FLYBACK KFS-00093	IC-01467	2201300	55.48
TRANSFORMER; HORIZ DR HDT19	IC-01466	2201200	4.08
TRANSFORMER; POWER W/CON CRT858	IC-01465	2201100	129.24
COIL INDUCTOR 27UH .3PIE	IC-01464	2201000	1.20
COIL LINEARITY ADJUSTABLE	IC-01463	2213600	7.20
COIL LINEARITY NON ADJUSTABLE	IC-01462	2200900	5.24
COIL DEFLECTION YOKE W/CONN	IC-01461	2200800	31.63
KYS-00060			

MISCELLANEOUS

CRYSTAL 16MHZ OSC	I740010-090	2042800	27.00
CRYSTAL 23.814 MHZ (912/920)	M200401-001	2098600	11.11
CRYSTAL 5.7143MHZ	M200401-002	2098601	7.85
CRYSTAL 1.8432 MHZ	M200401-003	2098602	8.16
CRYSTAL 8.0000 MHZ	M200401-004	2098603	4.80
CRYSTAL 13.6080 MHZ	M200401-006	2098605	8.70
CRYSTAL 23.814 K1114A (950)	I740010-056	2035200	37.08
FUSE, 3A 125V 25EA.	FC12503A	2223700	11.85
FUSE, 1A 250V 25EA.	M200104-001	2223300	11.85
POWER ADAPTER PATTERN GEN		2176300	41.40
THERMISTER, SDT-100	3312453	2180300	1.44

MECHANICAL COMPONENTS KEYCAPS

KEYCAP DG 1X1	20XXXXX	.72
KEYCAP DG 1X1 SCULP	20XXXXX	.72
KEYCAP DG 1X1 BLANK (25ea)*	2222100	13.50
KEYCAP DG 1X1 SCULP BLANK 0 (25ea)*	2231600	22.50
KEYCAP DG 1X1 SCULP BLANK -7 (25ea)*	2231300	22.50
KEYCAP DG 1X1 SCULP BLANK +7 (25ea)*	2231400	22.50
KEYCAP DG 1X1 SCULP BLANK +14 (25ea)*	2231500	22.50
KEYCAP DG 1X1-1/2	2072XXX	1.52
KEYCAP DG 1X1-1/2 SCULP	2084XXX	2.56
KEYCAP DG 1X1-1/2 BLANK (25ea)	2222200	33.00
KEYCAP DG 1X1-1/2 SCULP BLANK +7 (25ea)*	2231200	33.00
KEYCAP DG 1X8	2077400	1.98
KEYCAP DG 1X8 SCULP	2089700	3.00
KEYCAP LG 1X1	207XXXX	.72
KEYCAP LG 1X1 SCULP	208XXXX	.72
KEYCAP LG 1X1 BLANK (25ea)*	2222400	15.00
KEYCAP LG 1X1 SCULP BLANK 0 (25ea)*	2231100	22.50
KEYCAP LG 1X1 SCULP BLANK -7 (25ea)*	2231000	22.50
KEYCAP LG 1X1 LOW PRO	207XXXX	.72
KEYCAP LG 1X1 LOW PRO SCULP	2089XXX	.72
KEYCAP LG 1X1 LOW PRO BLANK (25ea)*	2222500	13.50
KEYCAP LG 1X1 LOW PRO SCULP BLANK (25ea)*	2223100	22.50
KEYCAP LG 1X1-1/4	2077300	1.52
KEYCAP LG 1X1-1/4 SCULP	2089600	2.44
KEYCAP LG 1X1-1/4 BLANK (25ea)*	2222600	31.50
KEYCAP LG 1X1-1/4 SCULP BLANK +7 (25ea)*	2230900	28.50
KEYCAP LG 1X1-1/2	2072XXX	1.52
KEYCAP LG 1X1-1/2 SCULP	2084XXX	2.56
KEYCAP LG 1X1-1/2 BLANK (25ea)*	2222300	33.00
KEYCAP LG 1X1-1/2 SCULP BLANK -7 (25ea)*	2230800	33.00
KEYCAP LG "L" RETURN	2077100	1.86
KEYCAP LG "L" BLANK (RETURN)	2077101	3.90
KEYCAP LG "L" SCULP RETURN	2089400	2.76
KEYCAP LG "L" SCULP BLANK (RETURN)	2161602	3.90
KEYCAP BLACK 1X1	20XXXXX	.72
KEYCAP BLACK 1X1 BLANK (25ea)*	2053700	22.50

KEYCAP BLACK 1X1-1/2	2063XXX	1.80
KEYCAP BLACK 1X1-1/2 BLANK (25ea)*	2221800	30.00
KEYCAP BLACK 1X8	2077500	2.70
KEYCAP TAN 1X1	206XXXX	.72
KEYCAP TAN 1X1 BLANK (25ea)*	2221900	18.00
KEYCAP TAN 1X1-1/2	2063700	1.80
KEYCAP TAN 1X1-1/2 BLANK (25ea)*	2222000	37.50
KEYCAP SET 910/910PLUS	2202700	52.44
KEYCAP SET 912B	2090300	52.44
KEYCAP SET 912C	2090500	52.44
KEYCAP SET 920B	2090400	63.24
KEYCAP SET 920C	2090600	56.58
KEYCAP SET 925/950	2090900	79.29
KEYCAP SET 925/950 SCULP	2091000	59.10

*BLANK KEYCAPS SOLD IN QTY 25

SWITCHES

KEYSWITCH	KS-123456	2199400	3.60
KEYSWITCH - ALPHA LOCK	KS-123457	2199500	6.22
SWITCH TOP ADJ 7 POS DIP	M200101-001	2174200	3.84
SWITCH TOP ADJ 10 POS DIP	M200101-002	2181000	3.90
SWITCH SIDE ADJ 10 POS DIP	M200101-003	2096800	5.70
PUSHBUTTON SWITCH	M200101-004	2096900	17.88
SWITCH POWER ON/OFF SPST	M200107-001	2097300	7.89
SWITCH POWER SELECT, DPDT	M200108-001	2097400	6.92

MISCELLANEOUS

CABLE ASY KEYBOARD 912/920	B510003-003	2005900	25.08
CABLE ASY KEYBOARD 910	B510003-009	2005901	25.08
CABLE ASY KEYBOARD 925/950	B510000-001	2005700	10.92
CABLE ASY MODEM RJ11	B510002-001	2135900	17.34
CONNECTOR 2 PIN RT ANGLE	M200601-006	2098703	.72
CONNECTOR 2 PIN STR WAF	M200603-002	2098800	.72
CONNECTOR 5 PIN STR WAF	M200603-005	2098802	.72
CONNECTOR 40 PIN HDR STRAIGHT	M200209-004	2098107	7.50
CONNECTOR KEYBOARD PCB 26PIN	M200601-004	2098701	4.21
CONNECTOR KEYBOARD RJ11	M200202-001	2097900	2.22
CONNECTOR RIGHT ANGLE RS232	M200201-001	2097800	10.62
CONNECTOR STRAIGHT RS232	M200201-005	2174300	20.00
CORD, POWER 6'3" 3 PRONG CONN		2109000	19.87
E-RING MINIMUM 25	CRT-010174	2223600	5.70
EQL ASY SPACE BAR DAMPER	K030500-003	2096300	.72
EQL ASY SPACE BAR, GUIDE STEM	K030500-002	2096200	.90
EQL ASY SPACE BAR, KEY GUIDE	K030500-001	2091200	1.80
EQL ASY SPACE BAR KEYGUIDE ARM	K030500-004	2096400	3.60
FUSE HOLDER, CLIP	4301512	2180400	.72
FUSE HOLDER, PANEL MOUNT	M200106-001	2097200	21.00
INSULATION PAD TRANSISTOR	M200100-002	2180800	.72
INSULATOR PAD CRYSTAL	M220000-001	2099700	1.02
KNOB, CONTRAST	CRT-010124	2153000	.72
KEYSTOPPERS 100ea	KS123458	2223800	12.00

PIVOTSHAFT MINIMUM 25	CRT-010138	2197800	4.68
SHROUD CONN 910/912/920	M400011-001	2100200	10.00
SHROUD CONN MODEM 910/912/920	M400011-002	2100201	20.00
SHROUD CONN 925/950	M400008-001	2100100	10.00
SHROUD CONN MODEM 925/950	M400008-002	2100103	20.00
SOCKET IC 14 PIN	M200301-004	2098403	.78
SOCKET IC 16 PIN	M200301-007	2098405	.72
SOCKET IC 18 PIN	M200301-001	2098400	.83
SOCKET IC 24 PIN	M200301-002	2098401	1.10
SOCKET IC 28 PIN	M200301-005	2098404	1.32
SOCKET IC 40 PIN	M200301-003	2098402	1.80
SOCKET IC 16 PIN LOW PROFILE	M200303-003	2174601	6.00

1. The first part of the document discusses the importance of maintaining accurate records of all transactions. It emphasizes that proper record-keeping is essential for ensuring the integrity and reliability of financial data. This section also highlights the role of internal controls in preventing errors and fraud.

2. The second part of the document focuses on the implementation of effective internal control systems. It provides a detailed overview of the various components of such systems, including segregation of duties, authorization procedures, and regular monitoring. The text stresses that a well-designed internal control system is crucial for minimizing risks and ensuring the accuracy of financial reporting.



PART LIST: KEYCAPS
 MODEL: 970 DETACHABLE KEYBOARD

PART NUMBER

DATE 12/09/82
 PAGE 1 OF 4

DESCRIPTION	SCULPTURED/MATTED		PRINTED	BLANK	COMMENTS	NOTES
	PRINTED	BLANK				
1X1 LIGHT GREY BLANK	-----	2161600			0 DEGREES	(1)
1X1 LG SETUP/NOSCROLL	2088700	2161600			0	"
1X1 LIGHT GREY F1	2085000	2161600			0	"
1X1 LIGHT GREY F2	2085100	2161600			0	"
1X1 LIGHT GREY F3	2085200	2161600			0	"
1X1 LIGHT GREY F4	2085300	2161600			0	"
1X1 LIGHT GREY F5	2085400	2161600			0	"
1X1 LIGHT GREY F6	2085500	2161600			0	"
1X1 LIGHT GREY F7	2085600	2161600			0	"
1X1 LIGHT GREY F8	2085700	2161600			0	"
1X1 LIGHT GREY F9	2085800	2161600			0	"
1X1 LIGHT GREY F10	2085900	2161600			0	"
1X1 LIGHT GREY F11	2086000	2161600			0	"
1X1 LIGHT GREY F12	2087600	2161600			0	"
1X1 LIGHT GREY F13	2087700	2161600			0	"
1X1 LIGHT GREY F14	2087900	2161600			0	"
1X1 LIGHT GREY F15	2087800	2161600			0	"
1X1 LIGHT GREY F16	2088000	2161600			0	"
1X1 LG CHAR INSERT	2086100	2161600			0	"
1X1 LG CHAR DELETE	2086200	2161600			0	"
1X1 LG LINE INSERT	2086300	2161600			0	"
1X1 LG LINE DELETE	2086400	2161600			0	"
1X1 DARK GREY BLANK	-----	2161700			+14	DEGREES
1X1 DG LOC ESC/ESC	2084200	2161700			+14	"
1X1 DARK GREY 1/!	2077800	2161700			+14	" (2)
1X1 DARK GREY 2/@	2077900	2161700			+14	"
1X1 DARK GREY 3/#	2078000	2161700			+14	"
1X1 DARK GREY 4/\$	2078100	2161700			+14	"
1X1 DARK GREY 5/%	2078200	2161700			+14	"
1X1 DARK GREY 6/	2078300	2161700			+14	"
1X1 DARK GREY 7/&	2078400	2161700			+14	"
1X1 DARK GREY 8/*	2078500	2161700			+14	"
1X1 DARK GREY 9/(2078600	2161700			+14	"
1X1 DARK GREY 0/)	2078700	2161700			+14	"
1X1 DARK GREY -/_	2078800	2161700			+14	"
1X1 DARK GREY =/+	2078900	2161700			+14	"

PARTLIST: KEYCAPS
 MODEL: 970 DETACHABLE KEYBOARD

PART NUMBER

DATE 12/09/82
 PAGE 2 OF 4

DESCRIPTION	SCULPTURED/MATTED KEYCAP		PRINTED	BLANK	COMMENTS	NOTES
	PRINTED	BLANK				
1X1 DARK GREY \/~	2230100	2161700			+14	"
1X1 DARK GREY \ /	2079100	2161700			+14	"
1X1 DG BACK SPACE	2079200	2161700			+14	"
1X1-1/2 DARK GREY TAB	2084500	2161801			+7	"
1X1 DARK GREY Q	2080600	2161800			+7	"
1X1 DARK GREY W	2080700	2161800			+7	"
1X1 DARK GREY E	2080800	2161800			+7	"
1X1 DARK GREY R	2080900	2161800			+7	"
1X1 DARK GREY T	2081000	2161800			+7	DEGREES
1X1 DARK GREY Y	2081100	2161800			+7	"
1X1 DARK GREY U	2081200	2161800			+7	"
1X1 DARK GREY I	2081300	2161800			+7	"
1X1 DARK GREY O	2081400	2161800			+7	"
1X1 DARK GREY P	2081500	2161800			+7	"
1X1 DARK GREY [/]	2081600	2161800			+7	"
1X1-1/2 DG LINE FEED	2084400	2161801			+7	"
1X1-1/4 LG-CLEAR SPACE	2088400	2161802			+7	"
1X1 LIGHT GREY CONTROL	2086900	2161600			0	DEGREES
1X1 DARK GREY ALPHA LOCK	2081800	2161601			0	"
1X1 DARK GREY A	2081900	2161601			0	"
1X1 DARK GREY S	2082000	2161601			0	"
1X1 DARK GREY D	2082100	2161601			0	"
1X1 DARK GREY F	2082200	2161601			0	"
1X1 DARK GREY G	2082300	2161601			0	"
1X1 DARK GREY H	2082400	2161601			0	"
1X1 DARK GREY J	2082500	2161601			0	"
1X1 DARK GREY K	2082600	2161601			0	"
1X1 DARK GREY L	2082700	2161601			0	"
1X1 DARK GREY ; / :	2082800	2161601			0	"
1X1 DARK GREY ' / "	2082900	2161601			0	"
LIGHT GREY "L" RETURN	2089400	2161602			0	"
1X1 LIGHT GREY BREAK	2087000	2162101			0	"
1X1 DARK GREY BACK TAB	2081700	2161900			-7	"
1X1-1/2 LG SHIFT	2084700	2161902			-7	"
1X1 DARK GREY Z	2083000	2161900			-7	"

PARTLIST: KEYCAPS
 MODEL: 970 DETACHABLE KEYBOARD

PART NUMBER

DATE 12/09/82
 PAGE 3 OF 4

DESCRIPTION	SCULPTURED/MATTED KEYCAP		PRINTED		COMMENTS	NOTES
	PRINTED	BLANK	PRINTED	BLANK		
1X1 DARK GREY X	2083100	2161900			-7	"
1X1 DARK GREY C	2083200	2161900			-7	"
1X1 DARK GREY V	2083300	2161900			-7	"
1X1 DARK GREY B	2083400	2161900			-7	"
1X1 DARK GREY N	2083500	2161900			-7	"
1X1 DARK GREY M	2083600	2161900			-7	"
1X1 DARK GREY ,/<	2083700	2161900			-7	"
1X1 DARK GREY ./>	2083800	2161900			-7	"
1X1 DARK GREY //?	2083900	2161900			-7	"
1X1 DARK GREY {/}	2084000	2161900			-7	DEGREES
1X1 LIGHT GREY DEL	2087100	2161901			-7	"
1X1 LG PRINT (LP)	2089300	2162101			0	" (3)
1X1 LG FUNCTION (LP)	2089000	2162101			0	" (3)
1X8 DARK GREY SPACE BAR	2089700	-----			0	"
1X1 LG HOME (LP)	2089100	2162101			0	" (3)
1X1 LG CURSER (LP)	2140500	2162101			0	" (3) (4)
1X1 LG LINE ERASE	2086500	2161600			0	"
1X1 LG PAGE ERASE	2086600	2161600			0	"
1X1 LIGHT GREY SEND	2088500	2161600			0	"
1X1 DARK GREY 7	2079900	2161601			0	"
1X1 DARK GREY 8	2080000	2161601			0	"
1X1 DARK GREY 9	2080100	2161601			0	"
1X1 DARK GREY 4	2079600	2161601			0	"
1X1 DARK GREY 5	2079700	2161601			0	"
1X1 DARK GREY 6	2079800	2161601			0	"
1X1 DARK GREY 1	2079300	2161601			0	"
1X1 DARK GREY 2	2079400	2161601			0	"
1X1 DARK GREY 3	2079500	2161601			0	"
1X1 DARK GREY ,	2080400	2161601			0	"
1X2 DARK GREY 0	2088100	2251300			0	"
1X1 DARK GREY .	2080500	2161601			0	"
1X1 DARK GREY -	2080300	2161601			0	"
1X1 DARK GREY PAGE	2087200	2161601			0	"
1X1 DARK GREY CE	2087300	2161601			0	"

PART LIST: KEYCAPS
MODEL: 970 DETACHABLE KEYBOARD

PART NUMBER

DATE 12/09/82
PAGE 4 OF 4

DESCRIPTION	SCULPTURED/MATTED KEYCAP				COMMENTS	NOTES
	PRINTED	BLANK	PRINTED	BLANK		
1X1 DARK GREY RESET	2087400	2161601			0 DEGREES	
2x1 LIGHT GREY TAB	2088200	2251400			0 "	
2x1 LIGHT GREY ENTER	2088300	2251400			0 "	
1X1 DARK GREY 00	2180700	2161601			0 "	

NOTES

- 1) DEGREES REFER TO SCULPTURED/MATTED KEYCAPS ONLY
- 2) SLASH BETWEEN TWO CHARACTERS (ie: 1/!) FOR CLARITY AND IS NOT PRINTED ON KEYCAP
- 3) LOW PROFILE KEYS
- 4) SAME KEY CAN BE USED FOR ALL FOUR CURSER POSITIONS

PART LIST: KEYCAPS
 MODEL: 925 DETACHABLE KEYBOARD
 950 DETACHABLE KEYBOARD

PART NUMBER

DATE 11/15/82
 PAGE 1 OF 3

DESCRIPTION	STEPPED KEYCAPS		SCULPTURED/MATTED KEYCAPS		COMMENTS/NOTES
	PRINTED	BLANK	PRINTED	BLANK	
1X1 LIGHT GREY BLANK	-----	2073000	-----	2161600	0 DEGREES (1)
1X1 LG NO SCROLL/SETUP	2075500	2073000	2088700	2161600	0 "
1X1 LIGHT GREY F1	2073100	2073000	2085000	2161600	0 "
1X1 LIGHT GREY F2	2073200	2073000	2085100	2161600	0 "
1X1 LIGHT GREY F3	2073300	2073000	2085200	2161600	0 "
1X1 LIGHT GREY F4	2073400	2073000	2085300	2161600	0 "
1X1 LIGHT GREY F5	2073500	2073000	2085400	2161600	0 "
1X1 LIGHT GREY F6	2073600	2073000	2085500	2161600	0 "
1X1 LIGHT GREY F7	2073700	2073000	2085600	2161600	0 "
1X1 LIGHT GREY F8	2073800	2073000	2085700	2161600	0 "
1X1 LIGHT GREY F9	2073900	2073000	2085800	2161600	0 "
1X1 LIGHT GREY F10	2074000	2073000	2085900	2161600	0 "
1X1 LIGHT GREY F11	2074100	2073000	2086000	2161600	0 "
1X1 LG CHAR INSERT	2074200	2073000	2086100	2161600	0 "
1X1 LG CHAR DELETE	2074300	2073000	2086200	2161600	0 "
1X1 LG LINE INSERT	2074400	2073000	2086300	2161600	0 "
1X1 LG LINE DELETE	2074500	2073000	2086400	2161600	0 "
1X1 DARK GREY BLANK	-----	2065800	-----	2161700	+14 DEGREES
1X1 DG ESC/LOC ESC	2072300	2065800	2084200	2161700	+14 "
1X1 DARK GREY 1/!	2065900	2065800	2077800	2161700	+14 " (2)
1X1 DARK GREY 2/@	2066000	2065800	2077900	2161700	+14 "
1X1 DARK GREY 3/#	2066100	2065800	2078000	2161700	+14 "
1X1 DARK GREY 4/\$	2066200	2065800	2078100	2161700	+14 "
1X1 DARK GREY 5/%	2066300	2065800	2078200	2161700	+14 "
1X1 DARK GREY 6/^	2066400	2065800	2078300	2161700	+14 "
1X1 DARK GREY 7/&	2066500	2065800	2078400	2161700	+14 "
1X1 DARK GREY 8/*	2066600	2065800	2078500	2161700	+14 "
1X1 DARK GREY 9/(2066700	2065800	2078600	2161700	+14 "
1X1 DARK GREY 0/)	2066800	2065800	2078700	2161700	+14 "
1X1 DARK GREY -/_	2066900	2065800	2078800	2161700	+14 "
1X1 DARK GREY =/+	2067000	2065800	2078900	2161700	+14 "
1X1 DARK GREY `/~	2067100	2065800	2079000	2161700	+14 "
1X1 DARK GREY \ /	2067200	2065800	2079100	2161700	+14 "
1X1 DG BACK SPACE	2067300	2065800	2079200	2161700	+14 "
1X1-1/2 DARK GREY TAB	2072600	2072400	2084500	2161801	+7 "
1X1 DARK GREY Q	2068700	2065800	2080600	2161800	+7 "
1X1 DARK GREY W	2068800	2065800	2080700	2161800	+7 "
1X1 DARK GREY E	2068900	2065800	2080800	2161800	+7 "
1X1 DARK GREY R	2069000	2065800	2080900	2161800	+7 "

PAR. IST: KEYCAPS
 MODEL: 925 DETACHABLE KEYBOARD
 950 DETACHABLE KEYBOARD

PART NUMB

DATE 11/15/82
 PAGE 2 OF 3

DESCRIPTION	STEPPED KEYCAPS		SCULPTURED/MATTED KEYCAPS		COMMENTS/NOTES
	PRINTED	BLANK	PRINTED	BLANK	
1X1 DARK GREY T	2069100	2065800	2081000	2161800	+7 DEGREES
1X1 DARK GREY Y	2069200	2065800	2081100	2161800	+7 "
1X1 DARK GREY U	2069300	2065800	2081200	2161800	+7 "
1X1 DARK GREY I	2069400	2065800	2081300	2161800	+7 "
1X1 DARK GREY O	2069500	2065800	2081400	2161800	+7 "
1X1 DARK GREY P	2069600	2065800	2081500	2161800	+7 "
1X1 DARK GREY [/]	2069700	2065800	2081600	2161800	+7 "
1X1-1/2 DG LINE FEED	2072500	2072400	2084400	2161801	+7 "
1X1-1/4 LG CLEAR SPACE	2077300	2077200	2089600	2161802	+7 "
1X1 LIGHT GREY CTRL	2075000	2073000	2086900	2161600	0 DEGREES
1X1 DARK GREY ALPHA LOCK	2069900	2065800	2081800	2161601	0 "
1X1 DARK GREY A	2070000	2065800	2081900	2161601	0 "
1X1 DARK GREY S	2070100	2065800	2082000	2161601	0 "
1X1 DARK GREY D	2070200	2065800	2082100	2161601	0 "
1X1 DARK GREY F	2070300	2065800	2082200	2161601	0 "
1X1 DARK GREY G	2070400	2065800	2082300	2161601	0 "
1X1 DARK GREY H	2070500	2065800	2082400	2161601	0 "
1X1 DARK GREY J	2070600	2065800	2082500	2161601	0 "
1X1 DARK GREY K	2070700	2065800	2082600	2161601	0 "
1X1 DARK GREY L	2070800	2065800	2082700	2161601	0 "
1X1 DARK GREY ;/:	2070900	2065800	2082800	2161601	0 "
1X1 DARK GREY '/"	2071000	2065800	2082900	2161601	0 "
LIGHT GREY "L" RETURN	2077100	2077101	2089400	2161602	0 "
1X1 LIGHT GREY BREAK	2075100	2073000	2087000	2161600	0 "
1X1 DARK GREY BACK TAB	2069800	2065800	2081700	2161900	-7 "
1X1-1/2 LG SHIFT	2072800	2072700	2084700	2161902	-7 "
1X1 DARK GREY Z	2071100	2065800	2083000	2161900	-7 "
1X1 DARK GREY X	2071200	2065800	2083100	2161900	-7 "
1X1 DARK GREY C	2071300	2065800	2083200	2161900	-7 "
1X1 DARK GREY V	2071400	2065800	2083300	2161900	-7 "
1X1 DARK GREY B	2071500	2065800	2083400	2161900	-7 "
1X1 DARK GREY N	2071600	2065800	2083500	2161900	-7 "
1X1 DARK GREY M	2071700	2065800	2083600	2161900	-7 "
1X1 DARK GREY ,/<	2071800	2065800	2083700	2161900	-7 "
1X1 DARK GREY ./>	2071900	2065800	2083800	2161900	-7 "
1X1 DARK GREY //?	2072000	2065800	2083900	2161900	-7 "

PA LIST: KEYCAPS
 MODEL: 925 DETACHABLE KEYBOARD
 950 DETACHABLE KEYBOARD

PART NUMBER

DATE 11/15/82
 PAGE 3 OF 3

DESCRIPTION	KEYCAPS		SCULPTURED/MATTED KEYCAPS		COMMENTS/NOTES
	STEPPED PRINTED	BLANK	PRINTED	BLANK	
1X1 DARK GREY {/}	2072100	2065800	2084000	2161900	-7 DEGREES
1X1 LIGHT GREY DEL	2075200	2073000	2087100	2161901	-7 "
1X1 LG PRINT (LP)	2077000	2076500	2089300	2162101	0 " (3)
1X1 LG FUNCT (LP)	2076700	2076500	2089000	2162101	0 " (3)
1X8 DARK GREY SPACE BAR	2077400	-----	2089700	-----	0 "
1X1 LG HOME (LP)	2076800	2076500	2089100	2162101	0 " (3)
1X1 LG CURSER (LP)	2076900	2076500	2140500	2162101	0 " (3) (4)
1X1 LG LINE ERASE	2074600	2073000	2086500	2161600	0 "
1X1 LG PAGE ERASE	2074700	2073000	2086600	2161600	0 "
1X1 LIGHT GREY SEND	2075300	2073000	2088500	2161600	0 "
1X1 DARK GREY 7	2068000	2065800	2079900	2161601	0 "
1X1 DARK GREY 8	2068100	2065800	2080000	2161601	0 "
1X1 DARK GREY 9	2068200	2065800	2080100	2161601	0 "
1X1 DARK GREY 4	2067700	2065800	2079600	2161601	0 "
1X1 DARK GREY 5	2067800	2065800	2079700	2161601	0 "
1X1 DARK GREY 6	2067900	2065800	2079800	2161601	0 "
1X1 DARK GREY 1	2067400	2065800	2079300	2161601	0 "
1X1 DARK GREY 2	2067500	2065800	2079400	2161601	0 "
1X1 DARK GREY 3	2067600	2065800	2079500	2161601	0 "
1X1 DARK GREY ,	2068500	2065800	2080400	2161601	0 "
1X1 DARK GREY 0	2068300	2065800	2080200	2161601	0 "
1X1 DARK GREY .	2068600	2065800	2080500	2161601	0 "
1X1-1/2 LG ENTER	2072900	2072700	2084800	2162103	0 "
1X1 DARK GREY -	2068400	2065800	2080300	2161601	0 "

NOTES:

- 1) DEGREES REFER TO SCULPTURED/MATTED KEYCAPS ONLY
- 2) SLASH BETWEEN TWO CHARACTERS (ie: 1/!) IS FOR CLARITY AND IS NOT PRINTED ON KEYCAP
- 3) LOW PROFILE KEYCAPS
- 4) SAME KEYCAP CAN BE USED FOR ALL FOUR CURSER POSITIONS



PART LIST: KEYCAPS
 MODEL: 910/910PLUS KEYBOARD
 912C/920C KEYBOARD

PART NUMBER

DATE 11/10/82
 PAGE 1 OF 3

DESCRIPTION	910/910PLUS PRINTED	912C/920C PRINTED	BLANK	COMMENTS
1X1 LIGHT GREY BLANK	-----	-----	2073000	
1X1 LIGHT GREY F1	-----	2073100	2073000	(1)
1X1 LIGHT GREY F2	-----	2073200	2073000	(1)
1X1 LIGHT GREY F3	-----	2073300	2073000	(1)
1X1 LIGHT GREY F4	-----	2073400	2073000	(1)
1X1 LIGHT GREY F5	-----	2073500	2073000	(1)
1X1 LIGHT GREY F6	-----	2073600	2073000	(1)
1X1 LIGHT GREY F7	-----	2073700	2073000	(1)
1X1 LIGHT GREY F8	-----	2073800	2073000	(1)
1X1 LIGHT GREY F9	-----	2073900	2073000	(1)
1X1 LIGHT GREY F10	-----	2074000	2073000	(1)
1X1 LIGHT GREY F11	-----	2074100	2073000	(1)
1X1 LG CHAR INSERT	-----	2074200	2073000	(1)
1X1 LG CHAR DELETE	-----	2074300	2073000	(1)
1X1 LG LINE DELETE	-----	2074400	2073000	(1)
1X1 LG LINE DELETE	-----	2074500	2073000	(1)
1X1 DARK GREY BLANK	-----	-----	2065800	
1X1 DARK GREY ESC	2072200	2072200	2065800	
1X1 DARK GREY 1/!	2065900	2065900	2065800	(2)
1X1 DARK GREY 2/@	2066000	2066000	2065800	
1X1 DARK GREY 3/#	2066100	2066100	2065800	
1X1 DARK GREY 4/\$	2066200	2066200	2065800	
1X1 DARK GREY 5/%	2066300	2066300	2065800	
1X1 DARK GREY 6/^	2066400	2066400	2065800	
1X1 DARK GREY 7/&	2066500	2066500	2065800	
1X1 DARK GREY 8/*	2066600	2066600	2065800	
1X1 DARK GREY 9/(2066700	2066700	2065800	
1X1 DARK GREY 0/)	2066800	2066800	2065800	
1X1 DARK GREY -/_	2066900	2066900	2065800	
1X1 DARK GREY =/+	2067000	2067000	2065800	
1X1 DARK GREY `/~	2067100	2067100	2065800	
1X1 DARK GREY \/	2067200	2067200	2065800	
1X1 DG BACK SPACE	2067300	2067300	2065800	
1X1-1/2 DARK GREY TAB	2072600	2072600	2072400	
1X1 DARK GREY Q	2068700	2068700	2065800	
1X1 DARK GREY W	2068800	2068800	2065800	
1X1 DARK GREY E	2068900	2068900	2065800	
1X1 DARK GREY R	2069000	2069000	2065800	
1X1 DARK GREY T	2069100	2069100	2065800	
1X1 DARK GREY Y	2069200	2069200	2065800	
1X1 DARK GREY U	2069300	2069300	2065800	
1X1 DARK GREY I	2069400	2069400	2065800	

PARTLIST: KEYCAPS
 MODEL: 910/910PLUS KEYBOARD
 912C/920C KEYBOARD

PART NUMBER

DATE 11/10/82
 PAGE 2 OF 3

DESCRIPTION	910/910PLUS PRINTED	912C/920C PRINTED	BLANK	COMMENTS
1X1 DARK GREY O	2069500	2069500	2065800	
1X1 DARK GREY P	2069600	2069600	2065800	
1X1 DARK GREY [/]	2069700	2069700	2065800	
1X1-1/2 DG LINE FEED	2072500	2072500	2072400	
1X1-1/4 LG CLEAR SPACE	2077300	2077300	2077200	
1X1 LIGHT GREY CTRL	2075000	2075000	2073000	
1X1 DG ALPHA LOCK	2069900	2069900	2073000	
1X1 DARK GREY A	2070000	2070000	2065800	
1X1 DARK GREY S	2070100	2070100	2065800	
1X1 DARK GREY D	2070200	2070200	2065800	
1X1 DARK GREY F	2070300	2070300	2065800	
1X1 DARK GREY G	2070400	2070400	2065800	
1X1 DARK GREY H	2070500	2070500	2065800	
1X1 DARK GREY J	2070600	2070600	2065800	
1X1 DARK GREY K	2070700	2070700	2065800	
1X1 DARK GREY L	2070800	2070800	2065800	
1X1 DARK GREY ; / :	2070900	2070900	2065800	
1X1 DARK GREY ' / "	2071000	2071000	2065800	
LIGHT GREY "L" RETURN	2077100	2077100	2077101	
1X1 LIGHT GREY BREAK	2075100	2075100	2073000	
1X1 DARK GREY BACK TAB	2069800	2069800	2065800	
1X1-1/2 LG SHIFT	2072800	2072800	2072700	
1X1 DARK GREY Z	2071100	2071100	2065800	
1X1 DARK GREY X	2071200	2071200	2065800	
1X1 DARK GREY C	2071300	2071300	2065800	
1X1 DARK GREY V	2071400	2071400	2065800	
1X1 DARK GREY B	2071500	2071500	2065800	
1X1 DARK GREY N	2071600	2071600	2065800	
1X1 DARK GREY M	2071700	2071700	2065800	
1X1 DARK GREY , / <	2071800	2071800	2065800	
1X1 DARK GREY . / >	2071900	2071900	2065800	
1X1 DARK GREY // ?	2072000	2072000	2065800	
1X1 DARK GREY { / }	2072100	2072100	2065800	
1X1 LIGHT GREY DEL	2075200	2075200	2073000	
1X1 LIGHT GREY PRINT (LP)	2077000	-----	2076500	(3)
1X1 LG CONV/BLOCK (LP)	-----	2076600	2076500	(3)
1X1 LG FUNCT (LP)	2076700	2076700	2076500	(3)
1X8 DARK GREY SPACE BAR	2077400	2077400	-----	
1X1 LG HOME (LP)	2076800	2076800	2076500	(3)
1X1 LG CURSER (LP)	2076900	2076900	2076500	(3) (4)
1X1 LG LINE ERASE	-----	2074600	2073000	(1)
1X1 LG PAGE ERASE	-----	2074700	2073000	(1)
1X1 LG SEND LING	-----	2075300	2073000	(1)
1X1 LG SEND PAGE	-----	2074900	2073000	(1)
1X1 DARK GREY 7	2068000	2068000	2065800	
1X1 DARK GREY 8	2068100	2068100	2065800	
1X1 DARK GREY 9	2068200	2068200	2065800	
1X1 DARK GREY 4	2067700	2067700	2065800	

PARTLIST: KEYCAPS
MODEL: 910/910PLUS KEYBOARD
912C/920C KEYBOARD

PART NUMBER

DATE 11/10/82
PAGE 3 OF 3

DESCRIPTION	910/910PLUS PRINTED	912C/920C PRINTED	BLANK	COMMENTS
1X1 DARK GREY 5	2067800	2067800	2065800	
1X1 DARK GREY 6	2067900	2067900	2065800	
1X1 DARK GREY 1	2067400	2067400	2065800	
1X1 DARK GREY 2	2067500	2067500	2065800	
1X1 DARK GREY 3	2067600	2067600	2065800	
1X1 DARK GREY ,	2068500	2068500	2065800	
1X1 DARK GREY 0	2068300	2068300	2065800	
1X1 DARK GREY .	2068600	2068600	2065800	
1X1-1/2 LG ENTER	2072900	2072900	2072700	
1X1 DARK GREY -	2068400	2068400	2065800	

- 1)KEYCAPS ARE FOR 920C KEYBOARD ONLY.
- 2)SLASH BETWEEN TWO CHARACTERS (ie: 1/!) IS FOR CLARITY AND IS NOT PRINTED ON KEYCAP
- 3)LOW PROFILE KEYCAPS
- 4)SAME KEYCAPS CAN BE USED FOR ALL FOUR CURSER POSITIONS



SPARE PART KITS

The following are the terminal spare part kits available through TeleVideo Systems, Inc. Each model terminal has been designated the following spare part kits:

- A) Main Logic
- B) Power supply/Video module
- C) Mechanical components
- D) Additional parts

The suggested stocking levels have been identified as follows:

For the first 50 terminals lea of kits A, B, C, & D are suggested.

For the next 50 terminals add lea of kits A, & B

For the next 50 terminals add lea of kits A, B, C, & D

For the next 50 terminals add lea of kits A, & B

The list price of the spare part kits (as shown on the Terminal Spare Parts Price List) reflect a 25% discount, if the items were purchased seperately.

*Attached are the kits currently available through TeleVideo.



SPARE PARTS KIT
MODEL: 910 TTL
LOGIC BOARD
PART NUMBER: 2000600

DATE__02/10/83__

PART #	DESCRIPTION
2029200	IC 75188N/1488
2029400	IC 75189AN/1489
2035800	IC 2114 RAM
2036200	IC 74LS245/N8T245N
2049600	IC 6502A 2MHz CPU
2051800	IC KYBD ENCODER 910/910PLUS
2052800	IC SY6545A-1 2MHz CRTIC
2053000	IC SY6551A-1 2MHz UART
8000020	IC EPROM SYS PROG 910
2028700	CAP CERAMIC .01uf/16V 20% (2ea)

1. The first part of the document discusses the importance of maintaining accurate records of all transactions. This is essential for ensuring the integrity of the financial statements and for providing a clear audit trail. The records should be kept up-to-date and should be easily accessible to all relevant parties.

2. The second part of the document outlines the various methods used to collect and analyze data. These methods include interviews, surveys, and focus groups. Each method has its own strengths and weaknesses, and it is important to choose the most appropriate method for the specific research objectives.

3. The third part of the document describes the process of data analysis. This involves identifying patterns and trends in the data, and then interpreting these findings in the context of the research objectives. It is important to be objective and unbiased in this process, and to avoid drawing conclusions that are not supported by the data.

4. The final part of the document discusses the importance of reporting the results of the research. This involves writing a clear and concise report that summarizes the findings and provides recommendations for future action. The report should be written in a way that is easy to understand and that is accessible to all relevant parties.

1. The first part of the document discusses the importance of maintaining accurate records of all transactions. This is essential for ensuring the integrity of the financial statements and for providing a clear audit trail. The records should be kept up-to-date and should be easily accessible to all relevant parties.

2. The second part of the document outlines the various methods used to collect and analyze data. These methods include interviews, surveys, and focus groups. Each method has its own strengths and weaknesses, and it is important to choose the most appropriate method for the specific research objectives.



SPARE PARTS KIT
MODEL: 910 GATE ARRAY
LOGIC BOARD
PART NUMBER: 2225400

DATE__02/10/83__

PART #	DESCRIPTION
2029200	IC 75188N/1488
2029400	IC 75189AN/1489
2035800	IC 2114 RAM
2036200	IC 74LS245/N8T245N
2049600	IC 6502A 2MHz CPU
2051800	IC KYBD ENCDR 910/910PLUS
2052800	IC SY6545A-1 2MHz CRTC
2053000	IC SY6551A-1 2MHz UART
8000020	IC EPROM SYS PROG 910
2057400	IC GATE ARRAY 910/925
2028700	CAP CERAMIC .01uf/16V 20% (2ea)



SPARE PARTS KIT
MODEL: 910PLUS TTL
LOGIC BOARD
PART NUMBER: 2000800

DATE__02/10/83__

PART #	DESCRIPTION
2029200	IC 75188N/1488
2029400	IC 75189AN/1489
2035800	IC 2114 RAM
2036200	IC 74LS245/N8T245N
2049600	IC 6502A 2MHz CPU
2051800	IC KYBD ENCDR 910/910PLUS
2052800	IC SY6545A-1 2MHz CRTC
2053000	IC SY6551A-1 2MHz UART
8000040	IC EPROM SYS PROG 910PLUS
2028700	CAP CERAMIC .01uf/16V 20% (2ea)



SPARE PARTS KIT
MODEL: 910PLUS GATE ARRAY
LOGIC BOARD
PART NUMBER: 2225500

DATE 02/10/83

PART #	DESCRIPTION
2029200	IC 75188N/1488
2029400	IC 75189AN/1489
2035800	IC 2114 RAM
2036200	IC 74LS245/N8T245N
2049600	IC 6502A 2MHz CPU
2051800	IC KYBD ENCDR 910/910PLUS
2052800	IC SY6545A-1 2MHz CRTC
2053000	IC SY6551A-1 2MHz UART
8000040	IC EPROM SYS PROG 910PLUS
2057400	IC GATE ARRAY 910/925
2028700	CAP CERAMIC .01uf/16V 20% (2ea)



SPARE PARTS KIT
MODEL: 912C/920C TTL
LOGIC BOARD
PART NUMBER: 2000000

DATE__02/10/83__

PART #	DESCRIPTION
2026600	IC 74LS74
2027400	IC 74LS157
2028400	IC 74LS253
2029200	IC 1488/75188N
2029400	IC 75189AN/1489
2030800	IC 2502HP UART
2031000	IC TMS 9927/5027 CRTC
2031200	IC P8035 CPU
2034000	IC SYSTEM ROM 912/920C A49C1
2035800	IC 2114 RAM
2098600	XTAL 23.814 MHz CRYSTAL (912/920)
2028700	CAP CERAMIC .01uf/16V 20% (2ea)



SPARE PARTS KIT
MODEL: 925 GATE ARRAY
LOGIC BOARD
PART NUMBER: 2225300

DATE__02/10/83__

PART #	DESCRIPTION
2029000	IC 74LS374
2029200	IC 75188N/1488
2029400	IC 75189AN/1489
2035800	IC 2114 RAM
2049600	IC 6502A 2MHz CPU
2052800	IC SY6545A-1 2MHz CRTC
2053000	IC SY6551A-1 2MHz UART
8000031	IC EPROM SYS PROG (A50)
8000033	IC EPROM SYS PROG (A49)
2057400	IC GATE ARRAY 910/925
2028700	CAP CERAMIC .01uf/16V 20% (2ea)



SPARE PARTS KIT
MODEL: 925 TTL
LOGIC BOARD
PART NUMBER: 2001000

DATE__02/10/83__

PART #	DESCRIPTION
2029000	IC 74LS374
2029200	IC 75188N/1488
2029400	IC 75189AN/1489
2035800	IC 2114 RAM
2049600	IC 6502A CPU
2052800	IC SY6545A-1 2MHz CRTC
2053000	IC SY6551A-1 2MHz UART
8000031	IC EPROM SYS PROG 925 (A50)
8000033	IC EPROM SYS PROG 925 (A49)
2028700	CAP CERAMIC .01uf/16V 20% (2ea)



SPARE PARTS KIT
MODEL: 950 TTL
LOGIC BOARD
PART NUMBER: 2000400

DATE__02/10/83__

PART #	DESCRIPTION
2029200	IC 75188N/1488
2029400	IC 75189AN/1489
2035200	CRY K1114A 23.814 MHz (950)
2035800	IC 2114 RAM
2049600	IC 6502A CPU
2049800	IC 6545 CRTC
2155700	IC 6551 UART
2050200	IC 6522A VIA
8000043	IC EPROM SYS PROG 950 (A41)
8000044	IC EPROM SYS PROG 950 (A42)
2028700	CAP CERAMIC .01uf/16V 20% (2ea)



SPARE PARTS KIT
MODEL: 950 GATE ARRAY
LOGIC BOARD
PART NUMBER: 2233000

DATE__02/10/83__

PART #	DESCRIPTION
2029200	IC 75188N/1488
2029400	IC 75189AN/1489
2035200	CRY K1114A 23.814MHz (950)
2049600	IC 6502A CPU
2049800	IC 6545 CRTIC
2155700	IC 6551 UART
2050200	IC 6552A VIA
8000043	IC EPROM SYS PROG 950 (A25)
8000044	IC EPROM SYS PROG 950 A20)
2057600	IC GATE ARRAY 950 A (A34)
2057800	IC GATE ARRAY 950 B (A37)
2049200	IC 6116 RAM 150ns
2028700	CAP CERAMIC .01uf/16V 20% (2ea)



SPARE PARTS KIT
MODEL: 910/910PLUS
MECHANICAL
PART NUMBER: 2000900

DATE 02/10/83

PART #	DESCRIPTION
2005901	CABLE ASY KEYBOARD 910/910PLUS
2223700	FUSE 3A 125V (25EA)
2223300	FUSE 1A 250V (25EA)
2199400	KEYSWITCH (3ea)
2096800	SWITCH, SIDE ADJ 10 POS DIP
2097300	SWITCH, POWER ON/OFF SPST
2097800	CONNECTOR RIGHT ANGLE RS232
2100200	SHROUD, CONN 910/912/920
2180200	POT, CONTRAST



SPARE PARTS KIT
MODEL: 912/920
MECHANICAL
PART NUMBER: 2000200

DATE__02/10/83__

PART #	DESCRIPTION
2005900	CABLE ASY, KEYBOARD 912/920
2223700	FUSE, 3A/125V (25ea)
2223300	FUSE, 1A/250V (25ea)
2199400	KEYSWITCH (3ea)
2174200	SWITCH, TOP ADJ. 7 POS. DIP
2181000	SWITCH, TOP ADJ. 10 POS DIP
2096800	SWITCH, SIDE ADJ. 10 POS DIP.
2097300	SWITCH, POWER ON/OFF SPST
2097800	CONNECTOR RIGHT ANGLE RS232
2100200	SHROUD CONN 910/912/920
2180200	POT, CONTRAST



SPARE PARTS KIT
MODEL: 925/950
MECHANICAL
PART NUMBER: 2000500

DATE 02/10/83

PART #	DESCRIPTION
2005700	CABLE ASY KEYBOARD 925/950
2223700	FUSE 3A 125V (25EA)
2223300	FUSE 1A 250V (25EA)
2199400	KEYSWITCH (3EA)
2096800	SWITCH SIDE ADJ 10 POS DIP
2097300	SWITCH POWER ON/OFF SPST
2097800	CONNECTOR RIGHT ANGLE RS232
2097900	CONNECTOR KEYBOARD RJ11
2100100	SHROUD, CONNECTOR 925/950
2180200	POT, CONTRAST



SPARE PARTS KIT:
MODEL: 910/910PLUS
912/920 925/950
POWER SUPPLY & VIDEO MODULE
PART NUMBER: 2000100

DATE 02/10/83

PART #	DESCRIPTION
2197300	CAP MYLAR, .1UF/600V (C504)
2199300	CAP ELECTROLYTIC 220UF (C305)
2200800	DEFLECTION YOKE W/CONN KYS-00060 (L202)
2201000	COIL INDUCTOR 27UH .3PIE (L302)
2213600	COIL LINEARITY ADJUSTABLE (L201)
2200900	COIL LINEARITY 5.4UH NON ADJUSTABLE (L201)
2200600	DIODE IN5391/DS135D (2ea)
2201500	DIODE DSA17C/MR500 (4ea)
2201600	DIODE, ZENER IN759A/RD12EB (D112)
2126800	REGULATOR, LAS1605 2A/5V (IC2)
2126900	REGULATOR, LAS16CB 2A/13.8V (IC1)
2176600	RESISTOR, CF 390 ohm 1/2w 5% (R102)
2201200	TRANSFORMER HORIZ DR HDT19 (T301)
2201300	TNFR FLYBACK KFS-00093 (T302)
2045500	TRANSISTOR 2N4401/2SC1166 (Q301)
2047100	TRANSISTOR 2N5551/2SC983 (Q103/Q105)
2047300	TRANSISTOR 2SC2233/MJE13006 (Q302)
2046700	TRANSISTOR KTC1627A/MPSA06 (Q102)
2280000	CAP NON POLARIZED 16uf/25V (C306)
2177700	POT 100K BRIGHT/VERT HEIGHT (SFR1/SFR4)
2177800	POT 2K VERT LINEARITY (SFR2)
2177900	POT 5K B+ 75VOLT ADJUST (SFR3)




SPARE PART KITS
MODEL: ALL
ADDITIONAL PARTS
PART NUMBER: 2000300

DATE 02/10/83

PART #	DESCRIPTION
2024000	IC 74S00
2024200	74LS00
2024400	74LS03
2024600	74S04
2024800	74LS04
2025000	74LS05
2025200	74LS08
2025400	74LS10
2025600	74LS20
2025800	74LS32
2026000	74LS42
2026200	74LS51
2026600	74LS74
2138500	74LS112
2027400	74LS157
2027600	74LS163
2048200	74LS164
2027800	74LS166
2028000	74LS173
2028200	74LS174
2044200	74LS244
2138600	74LS251
2028400	74LS253
2028600	74LS367
2028800	74LS373
2029000	74LS374
2030200	NE555
2030400	DP 8304
2030600	AMD2111-4A
2044200	74LS244
2030900	CAP CERAMIC 1.0pf 1KV SPARK GAP
2047500	DIODE, IN914
2201700	DIODE DS 113A/MRI-1000
2201800	DIODE, IN920/KDS8513A
2202200	DIODE, IN4004/DS130TB
2180100	POT FOCUS 2M ohm
2177100	RESISTOR 0.6ohm WW 2W
2041300	RESISTOR PAC 4.7K ohm
2040700	RESISTOR PAC 6.2K ohm
2152800	SPEAKER 8ohm W/CONN
2097400	SWITCH, POWER SELECT, DPDT
2180300	THERMISTER, SDT-100
2201100	TRNF, POWER W/CONN (910/920/925/950)
2225600	TRNF, POWER W/CONN (970 ONLY)
2199700	TRANS 2N6121/25C1173
2202100	TRANS 2N6124/25A473





970 FUNCTIONAL BLOCK DIAGRAM



4-1

Overview

The terminal is controlled by a Z80 microprocessor operating at a clock speed of 4.0Mhz. The Z80 can address all 64K memory and refreshes the dynamic RAM via the built in dynamic memory refresh counter during one M1 cycle.

4-2

Display Fundamentals

The SMC 9007 video processor/controller is the heart of the display unit. It has 14 address lines and can address up to 16k of video memory. The chip has a row-table addressing mode and each data row on the screen has its own starting address. A row table exists in memory which contains the starting address of each data row. For a screen with 26 data rows the row table will consist of 26 14 bit address each pointing to the first character position of its respective data row.

The controller is programmed to handle 26 rows by 80 or 132 columns. A Double Row Buffer (DRB) allows the buffer be loaded at a slower speed while the other buffer is displaying at screen painting speed. This is especially important in attribute assembly mode (hidden attribute). After the DRB is loaded the controller address lines are three stated for the remaining scan lines of the data row, thereby permitting full processor access to memory during these scan lines. The percentages of total memory cycles available to the processor is approximately $(10-2)/10$ which equals to 80%.

During attribute assembly, the attribute data is latched into the controller during one clock cycle, both the character and its attribute is driven out and written into the row buffer (two 8 bit row buffers). This allows one to reserve 8 bits for font and 8 bits for attributes and each attribute only affects the character associated with it.

Smooth scrolling all or part of the screen (split screen) is accomplished by a scroll offset register and two programmable registers which define the start data row and the end data row of the smooth scroll operation. The offset register will force the scan line counter outputs of the controller to start at the programmed offset value rather than zero for the data row that starts the smooth scroll internal.

Row attributes such as double height double width or single height single width are programmed by the most significant 2 bits of the row address pointer in the row-table.

4-3

Communications

The keyboard is scanned and decoded by using a single chip microcomputer on the separate keyboard PCB. Keyboard entry is transmitted to the processor serially at 9600 baud and received thru an SIO. Key codes are assigned using a PROM located on the keyboard PCB. The keyboard would interrupt the CPU for every character that is entered.

The modem interface is similar to the keyboard interface and also uses half a Z80-SIO tie to the interrupt line. The SIO is connected via a pair of line driver and receiver to a standard EIA RS-232 connector.

The printer also uses half a Z80-SIO serial interface with optional interrupt control on the interrupt line. The SIO is connected to an RS232 connector.

4-4

Character Generation

The character generator is 16k bytes of static RAM. The fonts are loaded from system RAM into the font RAM by the CPU. The characters are in a 6X8 matrix placed in a 8X10 cell with half-dot shift to achieve a 11X8 resolution. Bit 0 and 7 on the character font are used to control the half-dot shift.

4-5

Terminal Memory

2K bytes of CMOS RAM with memory power back up, are used to store the terminal's set up parameters and the special function key codes.

The terminal has 16K RAM space for display memory which provides up to 2 pages in hidden attribute mode. The CRT controller constantly refreshes the display memory to the display screen.

The terminal can have up to 24K bytes of EPROM (2764) space for firmware program code space. The rest of the RAM space not used by the display RAM can be used for program data space.

4-6

Operating Clocks

The Z80 CTC timing controller is used as a baud rate generator to generate the correct frequency clock for the 2 SIO channels. The baud rate on each channel is software programmable from 50 to 19.2K baud.

Interrupt Signals


The 970 CPU interrupt structure allows the peripheral device to identify the starting location of the interrupt service routine. This mode (mode 2) allows an indirect call to any memory location by a single 8 bit vector supplied by the peripheral. In this mode, the peripheral generating the interrupt places the vector onto the data bus in response to an interrupt acknowledge. The vector then becomes the least significant eight bits of the 16-bit indirect pointer.

The IEO and IEI lines of the peripheral devices are connected together in a daisy-chain fashion with the devices closest to the CPU having the lowest priority.

Frame interrupt interrupts the CPU every 1/60 second or 1/50 second depending on line frequency setting. This can be used as the real time clock source. The CRT controller frame interrupt must be enabled in order to generate the frame interrupt. In response to this interrupt, the CPU jumps to location 66H.




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
1		PROTO REL		
2		"		
3		"		
A		PROD REL PER ECO C44		
A1		PROD REL PER ECO 0443	9/1/72	
B		PROD REL PER ECO 0459	9/28/72	
C		" " ECO 0500	11/9/72	
D		" " ECO 0548	11/9/72	




NOTES UNLESS OTHERWISE SPECIFIED
 1. ALL RESISTORS ARE VALUED IN OHMS ±5% AND ARE 1/4 WATT.
 2. ALL CAPACITOR ARE VALUED IN UF 50 VDC AND ARE 10%.
 800024-001

APPLICATION	UNLESS OTHERWISE NOTED	OWN: HUR 33-82	
NEXT ASSY	USED ON	CHK: <i>[Signature]</i>	
2020900		ENG: <i>[Signature]</i>	TITLE
		APPD: <i>[Signature]</i>	PCB SCHEMATIC
		APPD: <i>[Signature]</i>	970 KYBD
		APPD: <i>[Signature]</i>	51
		FINISH	DWG NO.
			2020800
			REV
			D



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
1		PROTO REL		
2		PROTO REL		
3		"		
4		PROD REL PER ECO 0584		
5		PROD REL PER ECO 0640		
6		"		
7		"		
8		"		




- NOTES UNLESS OTHERWISE SPECIFIED
1. ALL RESISTORS ARE VALUED IN OHMS AND ARE 1/4W WATT ± 5%.
 2. ALL CAPACTORS ARE VALUED IN UF AND ARE 50 VDC ± 20%.

APPLICATION		UNLESS OTHERWISE NOTED		PARTS LIST	
NEXT ASSY	USED ON	DIMENSIONS ARE IN	AND 2 PLG 3 PLG	CHK	ENG
2021100					
SCALE		MATERIAL		FINISH	
SIZE D		REV C		DRAWING NO. 2021300	

CONFIDENTIAL
THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS INC AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO. NO PART OF THIS DOCUMENT MAY BE COPIED, REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS INC.



TeleVideo, Inc.
TITLE
PCB SCHEMATIC
970 CONT BD

DRAWING NO. 2021300



8 7 6 5 4 3 2 1

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
C		SEE SHT		



CONTROL REG. A CONTROL REG. B CONTROL REG. C

THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS, INC. AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO. NO PART OF THIS DOCUMENT MAY BE REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS, INC.

QTY	PCB	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	MATERIAL SPECIFICATION

APPLICATION	UNLESS OTHERWISE NOTED DIMENSIONS ARE IN	OWN	DATE
NEXT ASSY	ANG 2 PL3 PLC	OK	11/16/82
USED ON		ENGR	
		APPD	
		APPD	
		APPD	


PARTS LIST		TITLE	
MATERIAL	FRESH	PCB SCHEMATIC	970 CONT BD
SCALE:		SIZE	D
		SHEET	2
		DRAWING NO.	2021300
		REV	C

FORM NO. 2021300


7/83

A

BC00025-001



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
C		SEE SHT 1		



D

D

C

C

B

B

A


A

DRAWING NO. 2021300


APP	FRCH	PART OR	DESCRIPTION	MATERIAL
RE-CD	NO	REV	OR DESCRIPTION	NUMBER

APPLICATION		UNLESS OTHERWISE NOTED DIMENSIONS ARE IN		OWN HUR 4-22-82		
NEXT ASSY	USED ON	ANG	2	PLC	PLC	
TITLE: PCB SCHEMATIC 970 CONT BD						
SCALE:						
MATERIAL: FINISH:						
SIZE	SHT 3 OF 10	DRAWING NO.	2021300		REV	C

CONFIDENTIAL
 THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS, INC. AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO. NO PART OF THIS DOCUMENT MAY BE COPIED, REPRODUCED OR DELIVERED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS, INC.



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
C		SEE SHT 1		




QTY	FROM	PART OR IDENTIFYING NO.	DESCRIPTION	MATERIAL


APPLICATION		UNLESS OTHERWISE NOTED DIMENSIONS ARE IN		PARTS LIST	
NEXT ASSY	USED ON	ANG	2	PLC	PLC

THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS, INC. AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO. NO PART OF THIS DOCUMENT MAY BE COPIED, REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS, INC.		DWG: HUR42602 CHK: [Signature] ENGR: [Signature] APPD: [Signature] APPD: [Signature]	TITLE PCB SCHEMATIC 970 CONT BD
SIZE D	SHEET 4 OF 10	DRAWING NO. 2021300	REVISION C

REV. NO. 2021300
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
C		SEE SHT 1		



QTY	FRM NO	PART OR IDENTIFYING NO	DESCRIPTION OR DESCRIPTION	MATERIAL SPECIFICATION
			HDEN SH6	B60025-001

APPLICATION	UNLESS OTHERWISE NOTED DIMENSIONS ARE IN	CHK	DWN	DATE
NEXT ASSY	ANG 2 PLC3 PLC		H11UR4-29-82	
USED ON	SCALE			
	MATERIAL			
	FINISH			

CONFIDENTIAL THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS INC AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO NO PART OF THIS DOCUMENT MAY BE LOANED REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS INC		TeleVideo, Inc. TITLE PCB SCHEMATIC 970 CONT BD SIZE D OF 10 DRAWING NO. 2021300 REV C
---	--	---



8

7

6

5

4

3


2

1

REVISIONS				
ZONE	TR	DESCRIPTION	DATE	APPROVED
C		SEE SHT 1		

D

D




C

C

B

B



A

A


B600025-001

QTY	PCB NO	PART OR IDENTIFY NO	IDENTIFICATION OR ORIGIN	MATERIAL SPECIFICATION


APPLICATION		UNLESS OTHERWISE NOTED DIMENSIONS ARE IN		DRAWN BY BELL	
NEXT ASSY	USED ON	ANG	2	PLC3	PLC

THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS INC AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO NO PART OF THIS DOCUMENT MAY BE COPIED REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS INC.	TELEVIDEO, Inc. PCB SCHEMATIC 970 CONT BD
MATERIAL FINISH	TITLE PCB SCHEMATIC 970 CONT BD
SCALE MATERIAL	FINISH MATERIAL
SIZE D SHT 6 OF 10	DRAWING NO. 2021300 REV C

DWG NO. 2021300



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
C		SEE SHT 1		




PARTS LIST		NOMENCLATURE		MATERIAL SPECIFICATION	
QTY	PART NO.	REV	QTY	REV	QTY


APPLICATION	UNLESS OTHERWISE NOTED DIMENSIONS ARE IN INCHES	DATE	8/26/82
NEXT ASSY	USED ON	ANG	PLC3 PLC
		SCALE	1:1
		MATERIAL	
		FINISH	

CONFIDENTIAL THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS INC AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO INC. NO PART OF THIS DOCUMENT MAY BE COPIED, REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS INC.		TITLE PCB SCHEMATIC 970 CONT BD
SIZE	SHT	DRAWING NO.
D	10	2021300
REV		
C		

DRAWING NO. 2021300
 SHEET 7 OF 10



REVISIONS				DATE	APPROVED
ZONE	LTR	DESCRIPTION			
C		SEE SHT 1			




PARTS LIST			REV. 1	DATE
QTY	FRM	PART IDENTIFYING NO.	REV. 1	DATE




APPLICATION	UNLESS OTHERWISE NOTED DIMENSIONS ARE IN	DWN BY: 2428-82	
NEXT ASSY	ANG 2 PLC J PLC	CHK: [Signature]	
SCALE	MATERIAL	APPD	TITLE PCB SCHEMATIC 970 CONT BD
SIZE D	SHT 8	FINISH	DRAWING NO. Z021300
	OF 10		DATE 2021300

CONFIDENTIAL
THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS, INC. AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO SYSTEMS, INC. IT IS TO BE KEPT SECRET AND NOT TO BE DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS, INC.

100% CHECKED
 100% TESTED
 100% BURNED
 100% SOLDERED
 100% PLATED
 100% CLEANED




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
C		SEE SHT 1		





CONFIDENTIAL
THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS INC AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO. NO PART OF THIS DOCUMENT MAY BE COPIED, REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS INC.

QTY	FRM NO	PART OR IDENTIFYING NO	NAME, LTR OR DESCRIPTION	MATERIAL SPECIFICATION
PARTS LIST				
APPLICATION	UNLESS OTHERWISE NOTED DIMENSIONS ARE IN	OWNERS: HURS-0-B2	TeleVideo, Inc.	
NEXT ASSY	USED ON	ANG 2 PLC 3 PLC	TITLE	
			PCB SCHEMATIC	
			S70 CONT BD 5/10	
			SCALE	
			MATERIAL FINISH	
			SIZE D SHT 9 OF 10 DRAWING NO. 2021300	

FORM NO. 2021300



REVISIONS				
ZONE	LTP	DESCRIPTION	DATE	APPROVED
C		SEE SHT 1		




THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO, INC. IT IS LOANED TO YOU AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. WITHOUT THE WRITTEN CONSENT OF TELEVIDEO, INC.


QTY	REQD	FROM	PART NO.	DESCRIPTION	DATE	APPROVED

APPLICATION		UNLESS OTHERWISE NOTED DIMENSIONS ARE IN INCHES (PLACES IN PARENTHESES ARE IN MILLIMETERS)		DATE	
NEXT ASSY	USED ON	1/10/82	5:10:62	1/10/82	5:10:62
SCALE	MATERIAL	TITLE			
		PCB SCHEMATIC S70 CONT BD			
		SIZE	SHT	DRAWING NO.	REV
		D	10	2021300	C

DRAWING NO. 2021300

A





970 CONTROL BOARD
 TELEVIDEO SYSTEM, INC.
 COPYRIGHT USA 1982
 2021000 REV E

SERIAL NO


4

2

5

SEE DETAIL A


S11A



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A	PROD REL	PER ECO 42		
B	"	" ECO 43		
C	"	" ECO 44		
D	"	" ECO 46		

NOTES: - UNLESS OTHERWISE SPECIFIED

- 1. VERSION -001 AND -002
- 2. VERSION -002 ONLY
- 3. CIRCUITRY OPTIONAL




APPLICATION		UNLESS OTHERWISE NOTED		DWN © Cas/Mex 10-1-80	
NEXT ASSY	USED ON	DIMENSIONS ARE IN		CHR © Cas/Mex 10-1-80	
		ANG	2	PLC	3
		SCALE	1:1	APPD	10-1-80
		MATERIAL		APPD	10-1-80
		FINISH		APPD	10-1-80
TITLE			PCB SCHEMATICS		
DRAWING NO.			950 KEYBOARD		
SIZE	SHT	REV	DATE	REV	DATE
D	2	1	2010300	D	

B60003-001

TeleVideo, Inc.

5/2

20103-00



ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A	D									
2	4	4							C1,3,5,32	Cap Elec 22uf 15V 5%	2025700
3	1	1							C6	Cap Tant 4.7uf 16V 10%	2027500
4	26	26							C7-17,19-24,26- 29,33-37	Cap Cer 330 pf 50V 20%	2029100
5	125	125							C2,4,25,38-160	Cap Cer .1uf 50V 20%	2030100
6	1	1							C30	Cap Mono 47pf 100V 5%	2029500
7	2	2							C18,31	Cap Mono .01uf 50V 10%	2028900
8											
9											
10	1	1							A80	IC Z80A CPU A	2051000
11	1	1							A92	IC Z80A CTC A	2050800
12	2	2							A74,85	IC Z80A SIO/2A	2050600
13	2	2							A44,79	IC 74LS109	2027000
14	1	1							A73	IC 74LS112	2138500
15	7	7							A5,24,72,104,108, 113,116	IC 74LS74	2026600
16	2	2							A39,117	IC 74S04	2024600
17	6	6							A2,18,46,63,76, 110	IC 74LS04	2024800
18	1	1							A100	IC 7414	2035400

NOTES:

PAGE 1 OF 6

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A	D									
19	7	7							A9,12,26,32,58, 66,109	IC 74LS08	2025200
20	3	3							A20,30,38	IC 74LS00	2024200
21	9	9							A7,17,25,47,62, 68,71,81,91	IC 74LS32	2025800
22	2	2							A86,103	IC 74LS244	2044200
23	2	2							A36,98	IC 74LS02	2041600
24	2	2							A88,93	IC 74LS138	2041000
25	1	1							A83	IC 74LS139	2027200
26	7	7							A6,15,23,37,45, 61,64	IC 74LS374	2029000
27	1	1							A31	IC 74LS174	2028200
28	1	1							A114	IC 74LS51	2026200
29	2	2							A90,97	IC 74LS241	2042000
30	2	2							A55,115	IC 74LS163	2027600
31	1	1							A41	IC 74LS164	2048200
32	1	1							A34	IC 74LS367	2028600
33	2	2							A65,70	IC 74LS245, N8T245N	2036200
34	1	1							A33	IC 74LS173	2028000
35	1	1							A48	IC 74S251	2138600
36	1	1							A49	IC 74S74	2026400

NOTES:

PAGE 2 OF 6

TITLE

3 ASSY CONTROL BOARD 970

DATE

5-4-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A	D									
37	1	1							A50	IC 74LS166	2027800
38	1	1							A19	IC 74LS10	2025400
39	3	3							A1,8,14	IC 7406	2034800
40	1	1							A22	IC 74LS86	2026800
41	5	5							A16,28,40,52,67	IC 74LS157	2027400
42											
43											
44	2	2							A43,51	IC 75188N	2029200
45	3	3							A27,35,57	IC 75189AN	2029400
46	1	1							A56	IC EPROM US/UK CHAR GEN	8000139
47	1	1							A82	IC 970 EPROM Firmware	8000100
48	1	1							A69	IC 9007 CRT Controller	2139900
49	4	4							A53,54,59,60	IC 9006-135 Buffer CRT Sgl	2140000
										Row	
50	8	8							A94,95,101,102, 106,107,111,112	IC 4116 16K Dynamic RAM 120 ns	2139200
51	1	1							A105	IC 2Kx8 6116 CMOS Static RAM	2138700
52	2	2							A3,42	IC 4N38	2035000
53	1	1							A10	21.2544 MHZ Clock OSC	2138900
54	1	1							A4	IC 93S16PC	2040800
55	1	1							A11	IC 74S32	2038800

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A	D									
56	2	2							A77,78	IC 74S00	2024000
57	1	1							A87	IC 970 EPROM Firmware	8000101
58	1	1							A99	IC 970 EPROM Firmware	8000102
59											
60	1	1							Y2	Cry 8.0000 MHZ	2098603
61	1	1							Y1	Cry 13.4784 MHZ	2141400
62	6	6							XA53,54,56,59, 60,105	Socket 24P IC DIP	2098401
63	4	4							XA69,74,80,85	Socket 40P IC DIP	2098402
64	8	8							XA94,95,101,102, 106,107,111,112	Socket 16P IC DIP	2098405
65	4	4							XA82,87,92,99	Socket 28P IC DIP	2098404
66	2	2							P2,5	Plug 5P Str Waf	2098802
67	2	2							P3,4	Conn 25P PCB Metal D-Sub Fem	2165300
68	1	1							P1	Conn 6P RJ12 970 Logic Bd	2141200
69											
70											
71											
72											
73											
74	1	1							VR1	Volt Reg 79L05AC	2126200

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A	D									
75	9	9							R39-43,47-49,56	Res C/F 10K Ohm 1.4W 5%	2034100
76	2	2							R27,28	Res C/F 3.3K Ohm 1.4W 5%	2052700
77	1	1							R9	Res C/F 680 Ohm 1.4W 5%	2037100
78	2	2							R5,67	Res C/F 22 Ohm 1/4W 5%	2033500
79	3	3							R3,59,71	Res C/F 33 Ohm 1/4W 5%	2034500
80	1	1							R72	Res C/F 82 Ohm 1/4W 5%	2144000
81	2	2							R11,75	Res C/F 68 Ohm 1/4W 5%	2051100
82	4	4							R4,50-52	Res M/F 100 Ohm 1/4W 1%	2034900
83	2	2							R66,73	Res C/F 220 Ohm 1/4W 5%	2040300
84	4	4							R16,19,30,31	Res C/F 330 Ohm 1/4W 5%	2051500
85	2	2							R17,18	Res C/F 270 Ohm 1/4W 5%	2051300
86	5	5							R8,12,20,68,69	Res C/F 470 Ohm 1/4W 5%	2051700
87	8	8							R1,6,7,22,35,65,	Res C/F 1K Ohm 1/4W 5%	2052100
									70,74		
88	1	1							R13	Res C/F 51K Ohm 1/4W 5%	2032300
89	1	1							R33	Res C/F 100K Ohm 1/4W 5%	2032100
90	22	22							R14,15,23,24,29,	Res C/F 4.7K Ohm 1/4W 5%	2053100
									32,34,36-38,44-		
									46,53-55,57,60-		
									64		
91	2	2							R25,26	Res C/F 510 Ohm 1/2W 5%	2045100

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A	D									
92	1	1							RP6	Res PK 33 Ohm 16 Pin DIP	2041700
93	3	3							RP1,3,5	Res PK 4.7K Ohm 10P SIP	2041300
94	1	1							R10	Res C/F 180 Ohm 1/4W 5%	2053300
95	1	1							R21	Res C/F 2K 1/4W 5%	2036900
96	2	2							RP2,4	Res PK 2.2K Ohm 10P SIP	2230000
97	2	2							Q5,7	Trans 2N2907A	2045900
98	6	6							CR1-6	Diode 1N914	2047500
99	4	4							Q1,3,8,9	Trans 2N2219A	2045300
100	1	1							Q6	Trans 2N3019	2045700
111											
112											
113											
114											
115											
116											
117	1	1							CR7	Diode Zener 1N756 8.2V	2244500
118	1	1								Battery Holder	2050101
119	1	1							B1	Battery	2050001

NOTES:

950 THEORY OF OPERATION

Table of Contents

Page

MAIN LOGIC BOARD

Overview	1
CPU Timing and Control	3
Display Controller	5
Video and Character Generation	7
Visual Attributes	8
Input/Output Circuits	10

KEYBOARD

Overview	11
Keyboard Layout	12
Keyboard Interface	14
Scanning Method	15

POWER SUPPLY	17
--------------	----

VIDEO MONITOR	18
---------------	----



[Faint, illegible text, likely bleed-through from the reverse side of the page.]



950 THEORY OF OPERATION

MAIN LOGIC BOARD

Overview

Please refer to pages 1, 2, 3, and 4 of the block diagrams as you read the text that follows.

Page 1 shows the power-on reset, which is controlled by A17. During power-up, this chip sends the signals necessary to reset the CPU and to perform the initial diagnostic routine. This routine reads the switches in the back of the terminal and configures it for the proper handshaking protocol.

The 950's CPU is a 6502, located at A53.

The Shift clock (OSCl) generates the timing for the 950's logic system. The Stretch clock functions as the main clock for the CPU. Other clock circuits include the Crystal clock to the UARTs, the Shift clock, the DC Carry clock, the C clock, and the QC clock.

The CPU's address bus (6502 bus) addresses the ROM chips (A41 and A42).

The ROMs contain the operating instructions, the power-up diagnostics, and the other instructions necessary to operate the terminal. Most systems only use two ROMs, but the 950 contains an additional, optional ROM (A52).

The decoding gates (A58 and A63) select one of the three ROMs. The other decoder (A62) selects either the DISP.MEM (display memory) or the IOP.SEL (input/output select) signal.

The auxiliary chip on this page (6522) reads switches (S1 and S2), and generates the control signals for the video attributes and the bell, as well as several auxiliary control signals used to address the display RAM.

On page 2 of the block diagram, note the continuation of the 6502 and the 6522.

The CRT controller chip (CRTC 6545) generates the signals necessary to control the monitor portion of the terminal. It outputs three primary signals: horizontal synch, vertical synch, and cursor. These signals go to the video module.

The display RAMs are addressed by the 14 address bits coming from the CPU bus, as well as the memory address bits from the CRTC.

The multiplexers in the center of the page (A43 through A46) alternately select whether the CPU or the CRTC is permitted to address the system and the display RAMs (A25 through A28, A34 through A37).

The Phase clock controls this process. During one phase of the clock the CPU can address RAM. During the other phase, this multiplexer allows the CRTC to address RAM.

When the CPU addresses the system display RAMs, the bidirectional latch at A14 is enabled to either input or output data from the system RAMs. When the CRT controller addresses the RAMs, the latch at A24 holds the display data.

Normally, the outputs of the CRTC would be used for scrolling. However, since the 950 has a smooth scroll option, the output of the counter latches at the bottom of page 2 (A60 and A61) are used to scroll. The CPU controls these latches through the decoder at A62.

On page 3 of the block diagrams, the row address signals coming from these counter latches (A60 and A61) and the display data from the latch above it (A24) are used to address the character-generator ROMs (A32 and A33). The character-generator ROMs then output 14 bits to a parallel-to-serial shift register.

The DC.Carry signal loads these 14 bits at the shift register (A22 and A23), and the shift clock shifts the data into the video logic and the drivers as a serial data stream.

The eight bits of display data from latch A24, as well as one bit from the character generator ROMs, address the attribute registers.

The attribute registers' output also addresses the video logic and drivers, as do the video attribute signals sent by 6522. These signals (dark on light, cursor, force blank, blink rate, and maximum intensity) control the video attributes through the video logic and drivers. Note that, in the 950, the maximum intensity signal (MI) is standard. To highlight, the 950 uses half intensity. The output is routed to the video module.

The XTAL1 clock (clock source) controls the three UARTs on page 4 of the block diagrams.

A49 receives data from the keyboard.

A50 receives and transmits data for the main port (P3).

A51 receives and transmits data for the printer port (P4).





FIG. 1 CPU, TIMING AND CONTROL






FIG. 3 VIDEO GENERATION




FIG. 4 I/O CIRCUITS

CPU Timing and Control

A 23.814 MHz. oscillator (OSC 1, sheet 6) generates the timing for the 950's entire internal logic system. Known as the Shift (or dot) clock, it drives the two shift registers (A22 and A23). These registers bring in parallel data and shift it out as serial dot data.

The active low* shift clock is gated with the terminal count output of the C.clock (Character clock) counter. Together they drive a latch (A24, sheet 4) that holds data from character addresses 0 through 7, as well as the flip-flop (A31, sheet 4) that controls the DEL CURSOR signal.

A 4-bit binary counter (A3, sheet 6) divides the shift clock's rate by 14, creating eight 1.701 MHz clocks.

The C.clock, which is the time base for character generation, drives the CRT chip (6545, sheet 2). The active low C.clock has two purposes. It drives the Hex D flip-flops (A64 and A71) that time the CRTC RESET. It also controls the Stretch clock, which generates clock periods twice the normal length (1175ns vs. 588ns) upon command from the CPU.

This circuit (sheet 6) accesses slower memory or peripheral devices. The final output (called "00" or "Phase Zero clock") goes to the 6502 and all the peripheral chips. The Phase Zero clock controls the CPU bus timing, and it triggers all data transfers between the CPU and the other internal processors.

The DC.carry signals function as two clocks. The active high DC.Carry clock drives a flip-flop (A19, sheet 4) that is part of the video attribute circuitry. The active low DC.Carry clock is connected to the LD or Shift/Load enable lines (A22 and A23, pin 15, sheet 4) of two parallel-to-serial shift registers (A22 and A23). These registers are part of the character generation circuitry.

The XTAL1 clock drives UARTs A49, A50, and A51, which interface data to and from the terminal.

The QC clock combines with three RAM address lines (A15, sheet 3) to form a 1-of-10 decoder. The decoder's output goes to the chip select lines of each system RAM and each page of memory. The QC clock also deselecteds the RAM chips while the address lines are settling.

Line lock and smooth scroll are two 950 features not normally attainable with the 6545 CRT controller. To use them, additional circuitry is required.

*The active low state is indicated by a bar above the signal name.

To achieve line lock, the top of the 6545's display register must be reloaded at the beginning of each character row. A general description of this circuitry follows.

To achieve smooth scroll, a CPU-loadable count-up counter (A60, sheet 4) must replace the 6545's internal scan line counter.




Figure 1 CPU, Timing, and Control

Display Controller

The 6545 (A55) generates each character's memory address in the display RAMS (A25 through A28) as it is to be displayed. It also generates the horizontal and vertical synchronization (synch) pulses necessary to control the deflection circuits of the monitor (CRT).

Note! In the text that follows, the term "scan line" refers to one of ten scan lines created by the electron beam, which makes up one data row.

The 6522's timer (T2) counts horizontal scan lines. When a specified number of scans have been executed, it interrupts the CPU (6502) with the NMI-interrupt. The CPU then loads the memory address of the next data row into the CRT controller (6545).

At the same time the NMI-interrupt is issued to the CPU, the CRTC reset timer (A64 and A71, sheet 7) is cleared, causing it to reset. The reset is released after seven C.CLK periods, and the CRTC starts timing the next character row. This operation allows the CPU to determine the order of the display lines so that some lines can be locked while others scroll.

To achieve a smooth scrolling effect, the number of scan lines in the character row and the starting scan line of each row must be specified.

The 6522's timer, which counts horizontal synch pulses, specifies the number of scan lines in the present character row. Normally, ten lines are used when smooth scroll is disabled. During a smooth scroll, this number ranges between 1 and 10 on the top and bottom rows.

To do this, the processor loads a 4-bit value into a latch (A61, sheet 4). When the CRTC is reset, this value is transferred to the counter (A60, sheet 4) and becomes the first scan line of the next data line. Each horizontal synch pulse then increases this value until the start of the next data line. At that point, it is preset again to a value determined by the CPU.

The CPU and the display controller share access to the system and display RAM during the alternate phase of the 6502's Phase 2 clock.

During the positive portion of the Phase 2 clock, the CPU address can be gated onto the RAM address bus through multiplexers (A43 through A46, sheet 2). A bidirectional transceiver (A14, sheet 3) passes data between the CPU data bus and the RAM data bus.

During the negative portion of the Phase 2 clock, the 6545 address bus (A55) is gated onto the RAM address bus, allowing the video data to be loaded into a latch (A24, sheet 4). This address becomes the input for the character generators and the attribute generation circuitry.

This alternating ("interleaved") access allows the processor to operate at normal speed without interruption or degradation of the display quality (which could be caused by accidental appropriation of the display bus by the processor as it accesses data).




Figure 2 Display Controller

Video and Character Generation

To create the 950's display, the CRT scans horizontally from left to right, and vertically from top to bottom. Depending on the terminal's Hertz setting, the scan consists of 250 horizontal scan lines, each repeated 50 or 60 times per second. Each scan line displays 80 sections of 14-dot pixels. Each character line contains ten horizontal scan lines. This makes each character cell 14 pixels wide by 10 pixels high.

Characters are formed when the electron beam turns on individual pixels. The CRTC "MA" lines access the display memory once each character time (14 dot clocks). Once each cycle, the data from the display memory is then latched by the character address latch (A24, sheet 4). The output from this latch drives the eight most significant address lines of the character generator ROMs (A32 and A33, sheet 4).

The scan-line counter controls the four least significant address lines of the character generators. The scan-line counter's output changes only at the end of the scan line, when horizontal synch goes high.

The character generator's output is a 14-bit word that represents the pixel pattern to be displayed. The Shift clock loads this word into a 14-bit parallel-in/serial-out shift register (A22 and A23, sheet 4), and shifts it out, one bit at a time.

Thus, as the present pixel pattern of one character is loaded, the character address of the next character is latched. The bits shifted out of the shift register are mixed with display enable and the cursor and attribute data, creating the video output to the monitor. This signal turns the CRT's electron beam on and off as the beam sweeps the raster.




Figure 3 Video and Character Generation

Visual Attributes

The 950 has five visual attributes: half intensity, blink, blank, underline, and reverse video.

The only attribute created on a character-by-character basis is half intensity. All other attributes are "field" attributes; i.e. they have a specified starting and ending point. All characters between these points are affected by the attribute selected.

In the 950, attributes are stored in the display RAM just like displayed characters. An attribute character occupies a character space on the screen and is displayed as a half intensity space. The attribute becomes active immediately to the right of that space and remains in effect until the end of the screen.

Since an attribute is stored as a character in the display RAM, the character generation logic processes it as though it were a displayed character. However, the byte stored in RAM for an attribute character differs from that for a display character in that bits 4 and 7 are always set, while bits 5 and 6 are always reset.

Bits 0 through 3 define the active attribute. When the low-order character generator ROM (A33, sheet 4) is accessed by these codes (90 through 9F), the resulting data bit (A33, pin 17) is output as a high.

A21's data input comes from the output of a four-channel, two-to-one multiplexer (A20). While nonattribute characters are displayed, the multiplexer is driven by the output of A19. During an attribute character time, the output of Nand gate A11 is low, and it selects the A input to the multiplexer. This input connects with the output of the And gates that compare the previous attributes (output of A21) to the new attributes (output of A24).

If the previous attribute bit and the corresponding bit of the new attribute are both high, the output of the And gate is high. If one or both are low, the output of the And gate is low and the attribute is turned off.

Thus, if an attribute is true for both the previous attribute and the new attribute, it is true while the new attribute is displayed on the screen. Otherwise, it turns off when the new attribute character starts.

The 950's attributes continue from character line to character line. Since any attribute on the previous line must be displayed on the current line until a new attribute is found, the logic must remember the last attribute of the previous line.

To summarize, A21's output is used by the video logic to turn visual attributes on or off. Its input can come from two sources: the output of the AND gates and the output of A19.

The output of the And gates defines the attribute(s) to be displayed during the attribute character, while A19's output determines the attribute(s) to be displayed during a nonattribute character.

A19's output is set to equal the previous character line's attribute until a new attribute is encountered. At that time, the output changes to the new attribute. A18 is used to remember the last attribute of a character in any character line.

Since each character line contains ten scan lines, the attribute data changes ten times. At the end of the displayed portion of each scan line, the Display Enable signal changes from high to low. This signal is then inverted and fed into a two-input Nand gate with the Delayed Display Enable signal, which changes one character time after Display Enable. Both signals are high only during the 81st character time of each scan line, creating a low pulse on the output of the Nand gate (A13 and A11). This pulse enables the output of a tri-state latch (A18).

A18's input comes from A20 and is latched only during the last scan line of the character row (pin 9, clock enable). This "remembers" the last attribute data of any character line. A18's output is latched into A19 at the end of the displayed portion of each scan line. A19's output then defines the attribute to be displayed during the current nonattribute character time.

The signals for Delayed Display Enable, Delayed Cursor, Dot Serial, Bow, Force Blank, and Visual Attribute Data are combined on sheet 6. They are gated together through A1, A9, A10, and A11, and are amplified to proper voltage and current levels by an NPN transistor Q1 (sheet 6). This transistor drives the video signal to the video module and/or external monitor (i.e. composite video).

Input/Output Circuits

Each of the three peripheral ports is controlled by a separate 6551 UART.

UART A50 receives and transmits data for the main port (P3)
 UART A51 receives and transmits data for the printer port (P4)
 UART A49 receives data from the keyboard

The UARTs receive serial data, convert it to parallel data, and tie it directly to the CPU's data bus with input drivers, receivers, and switching circuits (A39, 40, 47, 48, 56, 57, 58, 50, sheet 5).

The use of separate UARTs for the P3 and P4 ports allows the setting of different baud rates for each port.

The 1489 quadruple input line receivers (A57 and A40) convert RS232C voltage levels to TTL voltage levels. The 1488 quadruple output line drivers (A48 and A39) convert TTL voltage levels to RS232C voltage levels.

The output of A59, a quadruple 2-to-1 multiplexer, selects the output line drivers. A59 can select between two inputs (A or B), and route it to its respective outputs.




Figure 4 I/O Circuits

KEYBOARD

Overview

The 950 contains a microprocessor-based keyboard. The firmware monitors keyboard scanning, return-line testing, and communication with the control board.

In addition to the standard keyboard, additional parts let you create a keyboard that allows new key codes to be programmed into the keyboard PROM (2716).

Standard Keyboard (Version 1)

- . Requires 5 volts (typical input current = 80 milliamps)
- . 8048 microprocessor
- . 1k byte ROM capacity (internal to the 8048)
- . Asynchronous serial transmit and receive
- . Baud rate = 1200 bits/sec.
- . Word structure = 1 start bit, 8 data bits, 1 stop bit

Version 2 Keyboard with EPROM

- . Requires 5 volts (typical input current = 150 milliamps)
- . 8035 microprocessor
- . 2K x 8 byte EPROM 2716 (external to 8035)
- . Status display - 8 LED display
- . Asynchronous serial transmit and receive
- . Baud rate = 1200 bits/sec.
- . Word structure = 1 start bit, 8 data bits, 1 stop bit

The Version 2 keyboard with the 2716 EPROM requires a larger memory map and storage capability in the microprocessor. Therefore, you must also change the standard 1K x 8B 8048 microprocessor to a 2K x 8B 8035.

To install it, cut jumpers A through M on the circuit side of the logic board and install the following components in the appropriate locations.

Components

U2,U3	74LS367
U4	75L5373
U5	EPROM (2716)
U7	74LS05
C2,C3	{.01uf cap}
C4,C5	{10% 50V}
R2	1K 5% 1/4 watt

Keyboard Layout

The keyboard contains 101 keys on a PC board, as shown in Figures 5-A and 5-B.

The key switches are arranged in an X-Y matrix (Figure 6). Only four special keys (CTRL, SHIFT, FUNCT, and ALPHA LOCK) are not included in the X-Y matrix.




Figure 5-A Keyboard Layout




Figure 5-B Keypad Layout




FIGURE 6 KEYBOARD X-Y MATRIX ARRANGEMENT

Keyboard Interface

Communication between the main control board and the keyboard controller is asynchronous. The standard asynchronous format used by the 950 (Figure 9) consists of one start bit, eight data bits, and one stop bit. The baud rate is set to 1200 bits/sec.




Figure 7 Keyboard Interface

Keyboard Scanning Method

The keyboard microprocessor (8048 or 8035) drives the scan lines (X lines), one at a time, to a low voltage. The return lines (Y lines) are tested by the microprocessor.

The keyboard matrix output ports (10 through 14, 20 through 27) latch the X0 through X12 lines to the keyboard. The connections are shown in Figure 7.

Whenever a low voltage is detected on a Y input line, it means that a key has been depressed. That key is at the intersection of the driven line (X) and the detected line (Y).




FIGURE 8 8048 PORTS

The return matrix lines (Y lines) from the keyboard are read by the microprocessor's data bus (D0 through D7). The connections are shown in Figure 8.




FIGURE 9 8048 DATA BUS

Basic Scan Routine

Starting the scan routine resets the transmit flag and enables the external interrupt for receiving status from the control board.

The keyboard matrix is scanned from the top row to the bottom row. As soon as a key is pressed, the row is tested bit by bit, from left to right. The matrix key codes are immediately encoded and stored in two registers (NEWKY 1 and NEWKY 2).

If the results of a matrix scan indicate that more than two keys are depressed, the program enters a delay loop for 11 ms. Meanwhile, the whole matrix is read once again to verify that the key is still depressed. After the key is proven to be valid, the microprocessor sends the proper code to the terminal.

If the depressed key is a repeat key, the last portion of the scan routine controls the length of the repeat delay (0.5 sec.) and the autorepeat rate (16 char/sec.). The program then branches back to the beginning of the scan routine.

8

7

6

5


4

3

2

1

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
D		SEE SHT 1		



D

C

B

A

D

C

B

A

00-0102

APPLICATION	UN	DATE	REV
REVISION	DESIGN	DATE	REV
DATE	DESIGN	DATE	REV
DATE	DESIGN	DATE	REV

TekVid, Inc.
 PCB 500-1211C
 950 KEYBOARD
 513

SIZE	SHT. 2	DRAWN BY	REV
OF	3	ZUM300	D

8

7

6


5

4

3


2

1




2K x 8 INIT.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		PROD REL PER ECO 40		
A1		" " ECO 45		
B		" " ECO 41, 47		
B1		" " ECO 54		
B2		" " ECO 70, 82	7/21/91	
B3		" " ECO 0438, 0442	7/15/92	




APPLICATION		UNLESS OTHERWISE NOTED		DWN O. Control 9-25-90	
NEXT ASSY	USED ON	ANG 1	PLC 3	PLC	CHK O. Control 9-25-90
		ENGR 1. <i>[Signature]</i>		TITLE	
		SCALE: NONE		APPD	
		MATERIAL		APPD	
				FINISH	
B5 PROD REL PER ECO 0483		B4 PROD REL PER ECO 0473		DATE: 7/21/91	
PCB SCHEMATIC				950 CONT. BD. 514	
DRAWING NO. 2009800		REV B5		SHEET 1 OF 7	



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B5		SEE SHT 1		

SH 7
SH 6


CRTC. RESET
CCLK



HSN SH 7
VSN SH 4,6
DISPL. ENA SH 4
CURSOR SH 4


SH 1
SH 1

AB phi
R/W



SH 1

DB phi
DB1
DB2
DB3
DB4
DB5
DB6
DB7



SH 1
SH 1

I.O.P. SEL
phi 0

SH 1


AB1
AB2
AB3
AB4
AB5
AB6
AB7

SH 1


AB8
AB9
AB10
AB11

SH 6


AB12
AB13
DISP. MEM
SEL. CPU. ADDR.




SH 3



SH 3




SH 3




SH 3

APPLICATION	UNLESS OTHERWISE NOTED	DWH	9-24-85		
NEXT ASSY	USED ON	CHK	0		
DIMENSIONS ARE IN		ENGR		TITLE	
ANG	2	PLC	3	PLC	PCB SCHEMATIC
SCALE	NONE	APPD		APPD	950 CONT. BD. 5/5
MATERIAL		APPD		APPD	
FINISH					
SIZE	SMT 2	DRAWING NO.	2009800	REV	85
	OF 1				

B60002-001



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B5		SEE SHT 1		




SH 2 DMEN:EN
SH 1 R/W

APPLICATION	UNLESS OTHERWISE NOTED	DWN 0-15-80	CHK 0-15-80	TITLE
NEXT ASSY	USED ON	ANG 2	PLC 3	PLC
		SCALE: NONE		
		MATERIAL	FINISH	
APPLICATION: PCB SCHEMATIC 950 CONT. BD. 512				SIZE: SHT 3 OF 7 DRAWING NO: 2009800 REV: 85


B600002-001

TeleVideo, Inc.



REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
B5		SEE SHT 1	


4Kx8




ATTRIBUTE Registers A19, A20, A21, A30

APPLICATION	UNLESS OTHERWISE NOTED	DWH O. Control 9-28-90	CHK O. Control 9-	TELEVIDEO, Inc.
NEXT ASSY	USED ON	DIMENSIONS ARE IN	ANG 2 PLC 3 PLC	TITLE
			SCALE: NONE	PCB SCHEMATIC
				950 CONT. BD. 5/7
				SIZE
				REV
				2009800
				85

B600002-001




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B5		SEE SHT 1		




APPLICATION		UNLESS OTHERWISE NOTED		DWN'D. Con. Mass 1/20/81		TITLE	
NEXT ASSY	USED ON	ANG	2	PLC	3	PLC	PLC
		SCALE:	NONE		MATERIAL:		FINISH:
				CHK: <i>[Signature]</i>		ENG: <i>[Signature]</i>	
				APPD: <i>[Signature]</i>		APPD: <i>[Signature]</i>	
				APPD: <i>[Signature]</i>		APPD: <i>[Signature]</i>	
				MATERIAL:		FINISH:	

K600002-001	
TeleVideo, Inc.	
TITLE	
PCB SCHEMATIC	
950 CONT. BD. S18	
SIZE	DWT 5
of 1	of 1
DRAWING NO.	REV
2009800	85




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B5		SEE SHT 1		



Clock Stretch


APPLICATION	UNLESS OTHERWISE NOTED	DWG. NO.	DATE	REV.
NEXT ASSY	USED ON	ANG 2	PLC 3	PLC
ENGR	APPD	APPD	APPD	APPD
SCALE: NONE	MATERIAL	FINISH		

H600002-001
TeleVideo, Inc.
 TITLE: PCB SCHEMATIC
 950 CONT. BD. 5/9
 SIZE: 11x17
 DWG. NO.: 2009800
 REV: B5




ZONE		LTR		REVISIONS		DATE	APPROVED
B5	SEE SHT 1						

BLI-RATE SH 6
FORCE BLANK SH 6




APPLICATION	UNLESS OTHERWISE NOTED	DWN O. Condition 9-27-84	
NEXT ASSY	USED ON	CHK O. Condition 9-27-84	
DIMENSIONS ARE IN		ANG 2 PLC 3 PLC	TITLE
SCALE: NONE		MATERIAL	PCB SCHEMATIC
FINISH		FINISH	950 CONT. BD. S2V
SIZE	SHT. 7	DRAWING NO.	REV
	OF 1	2009800	B5

BS00002-001




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		PROD REL PER ECO 0333		
A2		PROD RFL PER ECO 0395		
B		REVISED PER ECO 0456		
B1		" " ECO 0554		
B2		" " ECO 0544		




- NOTES UNLESS OTHERWISE SPECIFIED
1. ALL RESISTORS ARE VALUED IN OHMS ±5% AND ARE 1/4 WATT.
 2. ALL CAPACITORS ARE VALUED IN μF, 16VDC, ±20%
 3. DRAWINGS COMFORMS WITH TELEVIDEO SPEC. 212730

APPLICATION	UNLESS OTHERWISE NOTED	DWN H HUR 3-8-82	
NEXT ASSY	USED ON	CHG	
2009501		ANG 2 PLC3 PLC	TITLE
			PCB SCHEMATIC
			CONT. BD 950 G/A 521
			SCALE
			MATERIAL
			FINISH
SIZE	BMT	DRAWING NO.	REV
1	of 1	2009801	B3

ZONE LTR DESCRIPTION DATE APPD
 B3 RECORD CHANGE PER ECO # 2010 3-7-82 SKK
 2009801
 B3



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHT 1		



APPLICATION	UNLESS OTHERWISE NOTED	DWN H HUR 3-8-82	CHK	ENG	APPD	APPD	APPD	TITLE
NEXT ASSY	USED ON	DIMENSIONS ARE IN	ANG	2	PLC	3	PLC	PCB SCHEMATIC
2009501								CONT.BD 950 G/A S22
		SCALE:						SIZE
		MATERIAL						SHT. 2
		FINISH						of 7
								DRAWING NO
								2009801
								REV
								B3

B600002-002

TeleVideo, Inc.


PCB SCHEMATIC

CONT.BD 950 G/A S22


SIZE SHT. 2 of 7

DRAWING NO 2009801

REV B3



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHT 1		




- DB.7 → PII-24
- DB.6 → PII-18
- DB.5 → PII-15
- DB.4 → PII-16
- DB.3 → PII-13
- DB.2 → PII-12
- DB.1 → PII-11
- DB.0 → PII-10




APPLICATION	UNLESS OTHERWISE NOTED	DWN HUR 3-9-82		
NEXT ASSY	USED ON	CHK	APPD	
2009501		ANG 2	PLC 3	TITLE PCB SCHEMATIC CONT. BD 950G/A 5
		SCALE:	MATERIAL:	SIZE 3 OF 7
				DRAWING NO. 20098C1
				REV B3

B3 2009801

A




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHT 1		




APPLICATION	UNLESS OTHERWISE NOTED	DOWNHUR3-10-82	
NEXT ASSY	USED ON	CHG	
2009501		ANG 2 PLC 3 PLC	TITLE PCB SCHEMATIC CONT. BD 950 G/A
SCALE	MATERIAL	FINISH	SIZE BMT 4 OF 7
			DRAWING NO. 2009501
			REV B3

2009501
 1086002



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHT 1		





APPLICATION	UNLESS OTHERWISE NOTED	DWN HHUR 3-12-82	TeleVideo, Inc.	
NEXT ASSY	USED ON	CHK	TITLE	
2009501		ANG 3 PLC 3 PLC	PCB SCHEMATIC	
		SCALE	CONT. BD 950 G/A 5	
		MATERIAL	REV B3	
		FINISH	DRAWING NO. 2009801	
			REV B3	

2009801 B3

A



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHT 1		




B600002-002

APPLICATION		UNLESS OTHERWISE NOTED		DWN HHUR 3-17-82	
NEXT ASSY	USED ON	DIMENSIONS ARE IN		CHKD	ENGR
2009501		ANG	2	PLC	3
		SCALE:			
		MATERIAL:			
		FINISH:			

TeleVideo, Inc.
 TITLE
 PCB SCHEMATIC
 CONT. BD 950 G/A
 SIZE SHT 5 OF 7 DRAWING NO. 2009801 REV B3







B3 2009801



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHT. 1		

BLI.RATE SH 4
FORCE BLANK SH 6

- SH 1 DB7 26
- SH 1 DB6 27
- SH 1 DB5 28
- SH 1 DB4 29
- SH 1 DB3 30
- SH 1 DB2 31
- SH 1 DB1 32
- SH 1 DB0 33
- SH 1 AB0 38
- SH 1 AB1 37
- SH 1 AB2 36
- SH 1 AB3 35
- SH 1 R/W 22
- SH 4 00 25
- SH 6 IO.P.SEL 23
- SH 1 AB13 24
- SH 6 HORIZ SYNC 16



APPLICATION	UNLESS OTHERWISE NOTED	DWN H H R 3-15-82	CHK	ENGR	TITLE
NEXT ASSY USED ON	DIMENSIONS ARE IN				PCB SCHEMATIC CONT. BD 950 G/A
2009501	ANG 2 PLC 3 PLC				527
	SCALE: 1/8"				DRAWING NO. 2009801
	MATERIAL				REV 83
	FINISH				


B600002-002


TeleVideo, Inc.


PCB SCHEMATIC CONT. BD 950 G/A


DRAWING NO. 2009801

2009801










2009901 REV. B2 950 TELEVIDEO SYSTEMS INC. ©1982

TELEVIDEO 950-G PADMASTER-SILKSCREE



ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
1	44								C2-5,9-14,16-29, 31-33,37-39,49- 54,58,59,64-68, 73,74	Cap CER .01uf 16V 20%	2028700
2	3								C69,71,72	Cap Elec 22uf 15V	2025700
3	17								C34,40-48,55-57, 60-63	Cap CER 330pf 50V 20%	2029100
4	1								C6	Cap Tant 4.7uf 16V 10%	2027500
5	1								C15	Cap Elec 10uf 16V 20%	2027300
6	5								C1,7,8,30,36	Cap Mono .1uf 20%	2186800
7	1								C75	Cap Mica 100pf 50V 5%	2024700
8	1								A60	IC 74LS191	2036600
9	1								A21	IC 74LS174	2044600
10	1								A6	IC 74LS109	2027000
11	6								A5,9,11,13,38,70	IC 74LS00	2024200
12	4								A2,8,12,69	IC 74LS04	2024800
13	1								A10	IC 7406	2034800
14	3								A7,29,30	IC 74LS08	2025200
15	3								A16,58,63	IC 74LS32	2025800
16	2								A31,71	IC 74LS74	2026600
17	1								A1	IC 74LS86	2026800

NOTES:

TITLE PCB ASSY 950 CONTROL BOARD

DATE 11-11-82

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL									REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B											
18	1									A62	IC 74LS139	2027200
19	6									A20,43-46,59	IC 74LS157	2027400
20	2									A3,4	IC 74LS163	2027600
21	2									A22,23	IC 74LS166	2027800
22	1									A18	IC 74LS173	2028000
23	3									A19,61,64	IC 74LS174	2028200
24	4									A65-68	IC 74LS367	2028600
25	1									A24	IC 74LS374	2029000
26	2									A39,48	IC 75188N	2029200
27	2									A40,57	IC 75189AN	2029400
28	1									A47	IC TIL117	2029800
29	1									A56	IC 4N38	2035000
30	4									A25-28	IC 2114ICB RAM	2035800
31	1									A34-37	IC 6116 RAM 150ns	2049200
32	1									A53	IC 6502A Micro	2049600
33	1									A55	IC 6545 Contr CRT	2049800
34	3									A49-51	IC 6551 1MHz UART	2155700
35	1									A54	IC 6522A	2050200
36	1									A14	IC 74LS245	2036200
37	1									OSC-1	CRY K1114A 23.814MHz OSC	2035200
38	1									A41	IC 2532 EPROM F00D Sys Prg950	8000043

NOTES:

TITLE

PCB ASSY 950 CONTROL BOARD

DATE

11-11-82

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
39	1								A33	IC ROM Up Char Gen	8000002
40	1								A32	IC ROM Low Char Gen	8000003
41	1								A42	IC 2532E0000 EPROM Sys	8000044
										Prog 950	
42	1								A15	IC 74LS42	2026000
43	1								A17	IC NE555	2030200
44	2								R6,41	Res CF 750 Ohm 1/4W 5%	2031700
45	1								R32	Res CF 51K Ohm 1/4W 5%	2032300
46	2								R2,33	Res CF 68 Ohm 1/4W 5%	2051100
47	7								R21,22,29,31,	Res CF 4700 Ohm 1/4W 5%	2053100
									35-37		
48	1								R4	Res CF 270 Ohm 1/4W 5%	2051300
49	2								R42,43	Res CF 330 Ohm 1/4W 5%	2051500
50	1								R34	Res CF 510 Ohm 1/4W 5%	2051900
51	20								R1,3,5,8,9,10,14,	Res CF 1000 Ohm 1/4W 5%	2052100
									15-20,23-25,38,		
									40,44		
52	5								R11,28,39,45,46	Res CF 3300 Ohm 1/4W 5%	2052700
53	1								R26	Res CF 100K 1/4W 5%	2032100
54	1								R12	Res CF 1M Ohm 1/4W 5%	2031500
55	4								RP1-4	Res PK 1K Ohm 8 Pin SIP	2042700

NOTES:

TITLE PCB ASSY 950 CONTROL BOARD

DATE 11-11-82



ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
56	2								R27,30	Res CF 510 Ohm 1/2W 5%	2045100
57	1								R7	Res CF 22 Ohm 1/4W 5%	2033500
58											
59											
60											
61											
62											
63											
64											
65	2								Q1,4	Tran 2N2219A	2045300
66	1								Q2	Tran 2N3019	2045700
67	1								Q3	Tran 2N2907A	2045900
68											
69											
70	4								D1-4	Diode 1N914	2047500
71	1								D5	Diode 1N4001	2047700
72											
73	2								S1,2	Switch 10 Pos Dip/20P Side Adj	2096800
74											
75											

NOTES:

TITLE PCB ASSY 950 CONTROL BOARD

DATE 11-11-82

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
76											
77	1							R13	Res CF 47K Ohm 1/4W 5%	2033700	
78	9							XA32-37,41,42,52	Socket 24P IC Dip	2098401	
80	3							XA49-51	Socket 28P IC Dip	2098404	
81	3							XA53-55	Socket 40P IC Dip	2098402	
82											
83	2							P3,4	Conn 25P PCB D-Sub Fem	2097800	
84	2							P2,5	Plug 5P Str Waf	2098802	
85	1							P1	Conn PCB RJ11 Fem (AMP)	2097900	
86	1							P9	Plug 2 P Str Waf	2098800	
87	3	1						Q1,2,4	Insul Pad Tran 3005-A Large	2180800	

NOTES:



ITEM/ IND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B2										
1											
2											
3											
4											
5											
6	1							C23	Cap Mica 20pf 50V 10%	2024300	
7	1							C26	Cap Tant 4.7uf 16V 10%	2027500	
8	1							C20	Cap Cer .1uf 50V 10%	2030100	
9	48							C27-55,57-75	Cap Cer .01uf 16V 20%	2028700	
10	1							C22	Cap Elect 10uf 16V 20%	2027300	
11	17							C4-19,25	Cap Mono 330pf 100V 20%	2029300	
12	3							C1,2,3	Cap Elect 22uf 50V 10%	2026100	
13	1							C21	Cap Mono .01uf 50V 10%	2028900	
14	1							C24	Cap Mica 47pf 50V 5%	2024900	
15											
16	4							A1,4,38,42	IC 74LS367	2028600	
17	1							A2	IC 74LS42	2026000	
18	2							C3,22	IC 6116 RAM 150ns	2049200	
19	1							A5	IC 4N38	2035000	
20	1							A6	IC 6545 Contr CRT	2049800	
21	5							A7,12,16,21,28	IC 74LS157	2027400	

NOTES:

TEM/ IND O.	QTY PLR ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B2										
22	2								A9,32	IC 74189AN	2029400
23	1								A10	IC TIL117	2029800
24	1								A11	IC 6502A Micro	2049600
25	1								A14	IC 74LS00	2024200
26	1								A25	IC 2552 EPROM F000 Sys	8000043
27	2								A18,23	IC 75188N	2029200
28	2								A19,24	IC 74LS32	2025800
29											
30											
31	1								A26	IC 74LS245	2036200
32	1								A27	IC 74LS374	2029000
33	3								A29,33,36	IC 6551 UART 1MHz	2155700
34	1								A34	IC G/A 950(A)	2057600
35	1								A37	IC G/A 950(B)	2057800
36	1								A35	IC NE555	2030200
37	1								A39	IC 7406	2054800
38	1								A43	IC 6522A	2050200
39	1								A45	CRY K1114A 23.814MHz OSC	2035200
40	1								A20	IC 2532 E000 EPROM Sys	8000044
41	1								A31	IC ROM UP Char Gen	8000002
42	1								A30	IC ROM Char Gen Low 950	8000003

NOTES:

ITEM/ FIND NO.	QTY PER ASSM-REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B2										
43	5								XA6,11,54,57,45	Socket IC 40P IC DIP	2098402
44	3								XA29,35,56	Socket IC 28P IC DIP	2098404
45	10								XA3,8,13,15,17, 20,22,25,30,31	Socket IC 24P IC DIP	2098401
46											
47	1								P6	Socket 14 Pin IC DIP	2098403
48	2								SW1,2	SW 10 Pos DIP/20P Side Adj	2096800
49	2								P3,4	Conn 25P PCB D-Sub Fem	2097800
50											
51											
52											
53	1								P1	Conn PCB RJ11 Fem (AMP)	2097900
54											
55											
56	2								P2,5	Plug 5P Str Waf	2098802
57	1								Q3	Insul Pad Tran 3005-A	2180800
58											
59											
60	1								R41	Res CF 33 1/4W 5%	2034500
61	7								R16,17,28-30,54, 57	Res CF 1K 1/4W 5%	2052100

NOTES:

PAGE 3 OF 4

TITLE

PCB ASSY CONTROL BOARD 950 GATE ARRAY

DATE

11-11-82

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B2										
62	1								R32	Res CF 270 1/4W 5%	2051300
63	1								R33	Res CF 750 1/4W 5%	2031700
64	1								R36	Res CF 22 1/4W 5%	2033500
65	2								R4,35	Res CF 68 1/4W 5%	2051100
66	5								R15,23,24,38,39	Res CF 3.5K 1/4W 5%	2052700
67	13								R5,9,11-14,18-21, 26,27,31	Res CF 4.7K 1/4W 5%	2055100
68	1								R22	Res CF 1M OHM 1/4W 5%	2031500
69	1								R40	Res CF 100K 1/4W 5%	2032100
	2								R1,2	Res CF 510 1/2W 5%	2045100
71	1								R10	Res CF 51K 1/4W 5%	2052300
72	3								R6-8	Res CF 330 1/4W 5%	2051500
73	2								RP1,2	Res DIP 4.7K 10P SIP	2041500
74	1								R25	Res CF 47K 1/4W 5%	2033700
75	1								R5	Res CF 510 1/4W 5%	2051900
76	1								CR1	Diode 1N4001	2047700
77	5								CR2-5	Diode 1N914	2047500
78	2								Q1,4	Trans 2N2219A	2045300
79	1								Q3	Trans 2N3019	2045700
80	1								Q2	Trans 2N2907A	2045900

NOTES:

PAGE 4 OF 4

TITLE	PCB ASSY CONTROL BOARD 950 GATE ARRAY	DATE	11-11-82	
-------	---------------------------------------	------	----------	---

MODEL 925

THEORY OF OPERATION

Section

4.1	Overview
4.2	Operating Clocks
4.3	Address Decoding
4.4	Terminal Memory
4.5	Display Fundamentals
4.6	Interrupt Signals
4.7	Video Generation
4.8	Communications



1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960



4.1

OVERVIEW

The TeleVideo Model 925 terminal is the third member of a family of terminals based on the 6502A microprocessor. Circuitwise, it is very similar to the Model 910; the main differences being increased program ROM space, serial keyboard interface, and more complex attribute and communications sections. Functionally, the 925 is designed to be halfway between the more sophisticated Model 950 and the conversational 910.

As in the 950 and 910, the microprocessor is totally interrupt driven. This operation provides the most efficient and error free means for asynchronous reception and transmission of data.

4.2

OPERATING CLOCKS

There are three clocks of the 925 control board. Two of these are synchronized; shift clock and character clock, while the third, the receive and transmit clock, is totally independent of the other two. The basic clock on the board is the Video or Dot clock. It's frequency range is 13.608 megaHertz and is produced by a crystal controlled oscillator which is made up of the crystal, Y2, part of chip A16, and several passive feedback components (see Sheet 7 of schematic). This clock is used to shift video data out of a shift register for display on the CRT. It is also used to clock a counter, A24, to create the system clock. The system clock is designated 'Character Clock' on the 925 schematic. It is used for two purposes; character clock input to the CRT control chip (A59, Sheet 2) and as the system clock (00) input to the 6502A microprocessor (A60 Sheet 1).

A 74LS163 presetable 4 bit binary counter A24, Sheet 7) is used to divide the shift clock by eight; providing a frequency of 1.701 megaHertz. The 74LS163, which is normally a divide by 16 counter, is forced to divide by eight by loading a count of eight into the counter when it reaches it's highest count (15).

In this mode, the QC output of the counter is low for 4 clocks and high for 4, making it suitable for use as a symmetrical clock.

The two Asynchronous Communications Interface Adapters (ACIA #1 and ACIA #2, Sheet 5) have internal clock oscillators and require only that the external crystal be added. The circuitry of the 925 allows the two ACIA's to share one crystal, Y1.

Internal to each ACIA, the basic frequency of 1.8432 megaHertz is divided down by a factor determined by a firmware controlled register. ACIA # 2, which is used for receiving keyboard data, is always set for 1200 baud (bits per second). ACIA # 1 is

shared by the Host Communications port (P3), and the printer port (P4). The baud rate for ACIA # 1 depends on the baud rate switch settings for the two ports.

4.3

ADDRESS DECODING

The 65,536 byte address field of the 6502A microprocessor (MPU) is divided as follows. The two highest address lines (A14 & A15) are decoded by a 1 of 4 decoder (half of A37, Sheet 1) to divide it into four 16,384 (16K) byte sections. The highest 16K bytes (C000 - FFFF) are used for program Read Only Memory (ROM).

16 16

The program ROM contains a program which controls the micro-processor, causing it to process data fed to it by the Keyboard or the host computer. The 16K block is divided further into two 8,192 (8K) byte sections. When the MPU is addressing the higher 8K bytes, the chip located at A50 is selected. When the MPU is addressing the lower 8K bytes, the chip located at A49 is selected.

The next lower 16K bytes, 8000-BFFF is used to access I/O devices. This output of A37 is connected to a 1 of 8 decoder (A29, Sheet 1) and the other section of A37 where, using lower order address lines, 12 individual locations are decoded. Each I/O device is treated as if it were an individual byte within the memory map.

The output labeled 4000-7FFF from A37 defines the second lowest 16K clock within the address range. This signal is 'OR'ed with 02 low (A54, Sheet 1) to select two 6116, 2K by 8 bit RAM chips. (A47 and A48, Sheet 2).

These chips are used to store data to be displayed on the CRT (Display RAM). A48 contains data for one screen (page 1) and A47 the other (page 2).

The output labeled 0000-3FFF is true (low) when the MPU is addressing any location within that range. It is used to select two 2114, 1K X 4 bit RAM chips. These RAMS are used to store variable data that is processed by the MPU during program execution. (System RAM).

4.4

TERMINAL MEMORY

Memory in the 925 terminal consists of ROM and RAM. As stated in Section 4.3, Program (or System) ROM is located within the range C000-FFFF. It is further broken down into two 8K byte

sections, C000-DFFF and E000-FFFF. Each of these sections is represented by a socket capable of accepting a 2K (2048) byte ROM, a 4K (4096) byte ROM or an 8K (8192) byte ROM. This allows expansion of program ROM from 2K bytes to 16K bytes in 2K byte increments. Each socket is selected using the C000-FFFF output of A37 'AND'ed with the high (E000-FFFF) or low (C000-DFFF) condition of address line A13.

The standard configuration of the 925 is 4K bytes located from D000-DFFF and another 4K bytes located from F000-FFFF.

System RAM consists of 1K (1024) bytes of static random access (read/write) memory. (A41 & 42, Sheet 1). The 0000-3FFF output of A37 is used to select these two chips. Since there are no other devices located in this section, further decoding is not required. System RAM is used as a buffer for characters received from and transmitted to the host computer and printer; 'Flags' used by the program for decision making, and for storing the states of various software 'timers'.

4.5

DISPLAY FUNDAMENTALS

The circuitry required to display data on the CRT other than the video circuitry, which is covered in Section 4.7 is made up of three parts; display memory, character generation memory and the CRT controller chip (A59, Sheet 2).

The display memory consists of 4K bytes of high speed static RAM (A47 & A48, Sheet 2). The screen contains 25 rows of 80 characters each for a total of 2000 characters. Therefore, each 6116 RAM (2048 bytes each) is capable of storing an entire screen of characters.

The address lines of the two 6116's are controlled by the outputs of three 2 to 1 multiplexers (A56, A57 & A58, Sheet 2). The sources for the inputs of the multiplexers are the address lines of the MPU (A0-A11) and the memory address outputs of the CRT controller (MA0-MA10). The multiplexers' inputs are switched by the 01 output to the MPU. This operation allows the CRT controller memory address lines to drive the display RAM address lines when 01 is high, while the MPU address lines are enabled during 01 low. The MPU accesses the display RAM to update a location due to keyboard input or transmission from the host (Write), or to READ a location for transmission to the host during a block mode transmit.

Display memory accesses from the MPU occur while 01 is low. Data from the display RAM is gated to and from the main Data Bus (D0-D7 lines of the MPU) by a byte wide bi-direction of 01. This buffer is selected if the MPU is addressing a location in Display RAM. The direction of the data is controlled by the R/W signal from the MPU during 02 high.

During the high portion of 01 (02 low), the CRT controller accesses the location specified by its memory address lines. The display RAM is always selected during 02 low and the R/W line of the display RAM is always high at this time. Because of this, any access of display RAM during 02 low will cause a read of the location being addressed. This data is latched by DC Carry (A39, Sheet 3) and used as address lines A3-A9 of the character generator ROM (A31, Sheet 3). A0, A1, and A2 address lines of the character generator ROM are controlled by the RA0, RA1, and RA2 lines from the CRT controller. These define which line of the 10 line character cell is in effect. The data to be displayed for the character and line being addressed is loaded into a parallel in/serial out shift register (A30, Sheet 2). During the next eight cycles of the shift clock this data is shifted out one bit at a time and combined with other signals to create the video output to the video amplifier in the monitor.

The MPU is capable, using address line A11, of writing to or reading from any of the 4096 bytes of display RAM. The CRT controller can only access a maximum of 2048 bytes (using MA0-MA10). To allow the second page to be displayed (providing that a chip is installed in A47), the program, in response to an ESC K, sets a bit in one of the control latches labeled 'Display Page Two'. This connects to the highest order line on the CRT controller side of the multiplexers. Thus, when 01 is high, this bit will be high and A47 will be accessed by the CRT controller.

4.6

INTERRUPT SIGNALS

As mentioned in Section 4.1, the MPU is interrupt driven in the 925. An interrupt is an input to the MPU which causes it to complete its present instruction, save the contents of its internal registers and go to a predetermined location in the program. The MPU will respond to an interrupt within a maximum of 8 system clock cycles of 4.7 microseconds.

The 6502A MPU has two interrupt inputs, IRQ and NMI. IRQ is a maskable interrupt which can, under program control, be ignored. NMI is non-maskable interrupt that cannot be ignored by the MPU.

The Model 925 uses the NMI for interrupts generated by the Keyboard ACIA (A33, Sheet 5). IRQ has two possible sources; the communications ACIA (A32, Sheet 4) and the vertical sync interrupt. The interrupts generated by the ACIA's indicate that data has been received or that the transmitter section is ready to accept a new character. The vertical sync interrupt is used by the program to increment timing registers used to keep track of the time of day, blink the cursor, time the bell, etc. When an interrupt occurs, the firmware (program ROM) must determine which source caused the interrupt and act accordingly.

4.7

VIDEO GENERATION

Control signals for the CRT monitor are generated by the CRT controller, the attribute logic and the shift register mentioned in Section 4.5.

The CRT controller produces vertical sync, horizontal sync, display enable and cursor signals. Horizontal and vertical sync are buffered and sent directly to the monitor. Display enable and cursor are used along with the attributes and serial data from the shift register to produce the video signal for the monitor.

Because of the character address latch (A39, Sheet 2), the character generator ROM, and the shift register, it takes two character clock times for a character addressed by the CRT controller to be displayed on the screen. The display enable and cursor signals simultaneously with the memory address coinciding with the position on the screen. Because of this the cursor and display enable signals must be delayed by two character clock times. This is accomplished by a hex D flip-flop (A22, Sheet 4).

The remaining two stages are used to provide a 1 character time delay for the attribute signal and half intensity signal (an additional delay is provided by the character address latch).

The 925 visual attributes are achieved in the following manner:

The high order bit coming out of the character address latch (Chad 7) is used to indicate a protected (half intensity) character. This is the only attribute which is done on a character by character basis. The remaining four attributes, blinking, blank (hidden characters), reverse video and underline, are produced by special characters written into the display RAM by the firmware in response to a special 3 character sequence. (See operators manual). These special characters are decoded to provide a signal labeled 'Attribute' (see pin 4 of A22, Sheet 3). This signal is used to gate DC Carry to the data input of a 'D' flip-flop (pin 2 of A1, Sheet 3) which is clocked on the rising edge of shift clock while DC Carry is low. As long as the character in the character address latch is an attribute character, the data input will be low when the flip-flop is clocked. This keeps the 'Q' output low, enabling the outputs of one of three quad tri-state latches (A19, Sheet 3). This latch is used to carry the existing attributes through a new attribute character, and its outputs are used only during the time that an attribute character is being displayed. (An attribute character is displayed as a half intensity blank). As soon as a non-attribute character is decoded, the 'Q' output of the D flip-flop (pin 5 of A1) is clocked high, disabling the outputs of A19. At the same time, Q output (pin 6) goes low. This is connected to one of the

output enable inputs of another quad tri-state latch (A20). The other output enable input of A20 is controlled by the Q output of another D flip-flop (pin 8 of A1) that goes low approximately 35 nanoseconds after pin 6 of A1. This operation ensures that the outputs of only one of the latches are active at any given time.

The purpose of the second latch is to contain the most recent attributes on the present scan line. The third quad tri-state latch (A21) is used to remember the last attribute character encountered. Unlike the first two latches, which are reset by horizontal sync (once each scan line) the third latch is reset only once each frame by vertical sync. In this manner, the attributes are allowed to continue from one character row to another. The outputs of this third latch are enabled when both D flip-flops mentioned earlier are reset (Q outputs low). The time during which these outputs are enabled is defined as; from the beginning of a new character row that was preceded by a character row containing an attribute character; until a new attribute character is found, i.e., if the only attribute character is character number 62 on character row 10, the outputs of A21 will be enabled at the start of character row 11 and remain enabled until the end of the frame (vertical sync).

The attribute signals, underline, reverse video, blink and blank, are combined with other signals pertinent to the video output (see upper left side of sheet 4), to create a stream of pulses used by the video amplifier to control the electron beam within the CRT.

4.8

COMMUNICATIONS

Data from the Keyboard is received via a standard RJ11 connector located on the rear of the board. ACIA # 2 (A33, Sheet 5) is used to convert the serial data into parallel form. When the ACIA receives a character, it interrupts the MPU via the NMI input. The MPU, during the NMI routine, reads the contents of the receive buffer of the ACIA. The keyclick is produced automatically by the hardware, requiring no firmware overhead. The IRQ output of the ACIA also connects to the trigger input of a simple one-shot circuit used to produce a pulse which drives the speaker located in the Keyboard (see lower left section of sheet 5).

The terminal connects to the host computer through P3 (sheet 5) which is a standard 25 pin D type connector located on the rear of the board. In half or full duplex, (conversational) mode, data is sent to the host one character at a time as it is typed on the keyboard. In block mode, data is not sent to the host unless a send command of some sort is entered on the keyboard. These modes of data transmission are completely under control of the firmware.

The 925 also has a separate connector which can be connected to a printer with a serial communications port. The connector for the printer port is P4. Data sent to the printer can come from two selectable sources; the host computer or the terminal screen (display RAM). To enable data from the Host to the printer, the control latch output labeled 'EXTENSION' is used. This gates data received on P3 pin 3 to P4 pin 3 via or gate A26 (pins 4,5,6). It also allows two possible control lines, DTR (P4-20) and Handshake (P4-11) to go to the host.

Another control latch output labeled 'BI-DIR' allows data from the printer (P4-2) to be sent to the host (P3-2). Data from the printer is not received by the 925 terminal.

During transmission from the host to the printer, the screen may (normal) or may not (transparent) be updated. Another mode of printer operation is page print. In this mode, text is entered on the screen (either page or display RAM) and, when the desired text is entered and properly edited, the data can be sent to the printer by depressing the 'PRINT' key. The data on the screen will be sent to the printer from the 'HOME' position to the cursor position. During page print, the data is not sent to the host. This is done by disabling the data to the host through another gate (A26 pin 8,9,10).






Figure 4-1

		D7	D6	D5	D4	D3	D2	D1	D0		
Read Only	ROM # 1	FFFF								} SYS ROM	
	Unused ROM # 1	F000	PROGRAM DATA								
	ROM # 2	DFFF									
	Unused ROM # 2	D000	PROGRAM DATA								
	Unused I/O	BFFF									
Write	Control Latch # 2	9003	Display Mode	BOW/WOB	Bell	Timeout Blank	Keyclick On/Off	DTR	Monitor Mode	Spare	
Read	Dipswitch Port # 2	9002	SP/MK	O/E	Par.	BOW/WOB	Baud Rate 3	Baud Rate 2	Baud Rate 1	Baud Rate 0	Printer
Read	Dipswitch Port # 1	9001	Stop Bits	Edit	Word Length	925/920	Baud Rate 3	Baud Rate 2	Baud Rate 1	Baud Rate 0	Main
Write	Control Latch # 1	9000	CPU Reset	Exten.	Bi-Direc.	925/920ATT	60/50Hz	Cursor Under	Blink Clock	Page Print	
	Spare	8070									
Read/Wr	Control Register	8063	Stop Bits	Word Lnth 1	Word Lnth 0	Rcvr Clk Source	Baud Rate 3	Baud Rate 2	Baud Rate 1	Baud Rate 0	} ACIA #2 (Keybd) I/O
Read/Wr	Command Register	8062	Par.2	Par.1	Par.0	Norm/Echo	Xmit 1	Xmit 0	RCV IRQ	DTR	
Read/Wr	Status Register	8061	Read: Status Register				Write: Program Reset(No Data)				
Read/Wr	Transmit or Receive Data	8060	Read: Receive Register				Write: Transmitter Register				
Read	Dipswitch Port # 5	8050	Not Used		Cursor 1	Cursor 0	DTR	SRTS	Not Used		
Write	Reset IRQ	8040	NO DATA								
Read/Wr	Control Register	8033	Stop Bits	Word Lnth 1	Word Lnth 0	Rcvr Clk Source	Baud Rate 3	Baud Rate 2	Baud Rate 1	Baud Rate 0	} ACIA #1 (Host)
Read/Wr	Command Register	8032	Par.2	Par.1	Par.0	Norm/Echo	Xmit 1	Xmit 0	Rcv IRQ	DTR	
Read/Wr	Status Register	8031	Read: Status Register			Write: Program Reset(No Data)					
Read/Wr	Transmit or Receive Reg.	8030	Read: Receive Register			Write: Transmit Register					
Read/Wr	Read or Write Regs 0-31	8021	DISPLAY PARAMETERS								} CTRC
Write	Address Register (Contains Reg. Number)	8020	REGISTER NUMBER								
Read	Dipswitch Port # 4	8010	Char Set 1	Char Set 0	Not Used		Keyclick On/Off	Test	Not Used		
Read	Dipswitch Port # 3	8000	Not Used		Line/Pg Att.	Timeout Blank	60/50Hz	CR/CR-LF	Comm Mode 1	Comm Mode 0	
	Unused Display RAM	7FFF									} Disp RAM
		4C00									
	Page 2	4BFF									
		4800									
	Page 1	47FF									
		4000									
	Unused Sys. RAM	3FFF									} Sys. RAM
		0400									
		03FF			VARIABLE PROGRAM DATA						
		0000									


925 MEMORY MAP

Table 4-1

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROV. ED
A	FRD	REL PER ECD 42		
B	"	" ECD 43		
C	"	" ECD 44		
D	"	" ECD 46		

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. VERSION -001 AND -002
- 2. VERSION -002 ONLY
- 3. CIRCUITRY OPTIONAL




APPLICATION	UNLESS OTHERWISE NOTED	OWN: Call# 101-80	
NEXT ASSY	USED ON	CHK: 3/28/80	
		DIMENSIONS ARE IN	ENGR: 10/2/80
		ANG 2 PL 3 PL	APPD: 10/2/80
			APPD: 10/2/80
		SCALE	APPD: 10/2/80
		MATERIAL	FINISH
		SIZE	SH 1 OF 2
		DRAWING NO	2010300
		REV	2


B600003-001

PCB SCHEMATICS
950 KEYBOARD

20103-00



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	D	SEE SHT 1		




D
C
B
A

D
C
B
A


APPLICATION	UNLESS OTHERWISE NOTED	OWN	DATE	CHK	DATE	ENG	DATE	APPD	DATE	SCALE	FINISH	MATERIAL	SIZE	SHT	OF	DRW NO	REV
		10-2-80		10-2-80		10-2-80							10-2-80	2	2	2010300	1

TeleVideo, Inc. 30P
TITLE PCB SCHEMATIC
950 KEYBOARD

D 20103-00



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		PROD RELEASE		
B		PROD REL PER ECO 150		
B1		PROD REL PER ECO 151		
B2		PROD REL PER ECO 212		
B3		PROD REL PER ECO 277		
B4		PROD REL PER ECO 305		
B5		" " ECO 0426	9/2/82	



SH7 CHAR CLK
SH5 NMI
SH4 VERT SYNC/IRQ
SH5 IRQ (ACIA)

SH4 8000-BFFF
SH4 E000-FFFF
SH4 0000-3FFF
SH4 02-W


SH4 COCC-DFFF

R/W
SH 2,4,5
SH 2,4,5
SH 2,4
SH 2,5,7


A0 SH4,5
A1 SH4,5
A2 SH4,5
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
SH2
SH4

DIPSW PORT #3
DIPSW PORT #4
SEL CRT
SEL ACIA #1
RESET IRQ
DIPSW PORT #5
KYBD ACIA
SPARE


SH6
SH6
SH2
SH5
SH4
SH6
SH5



APPLICATION	UNLESS OTHERWISE NOTED	DWN	CHK	ENGR	APPD	APPD	APPD
NEXT ASSY	USED ON	ANG 2	PLC 3	PLC	SCALE: NONE	MATERIAL: H	FINISH: H
TITLE: PCB SCHEMATIC 925 CONTROL BD. DRAWING NO. 2015800 REV 89							




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B5		SEE SHT 1		




APPLICATION	UNLESS OTHERWISE NOTED	DWN	CHK	ENGR	APPD	APPD	APPD	APPD	APPD
NEXT ASSY	USED ON	ANG 2	PLC 3	PLC	SCALE: NONE	MATERIAL	FINISH	SIZE	REV

B600014-001
TeleVideo, Inc.
 TITLE: PCB SCHEMATICS 3/
 925 CONTROL BD.
 SIZE: 2 OF 7
 DRAWING NO: 2015800
 REV: B5




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B5		SEE SHT 1		




APPLICATION	UNLESS OTHERWISE NOTED	DWN	DATE	TITLE
		Summy	10-22-81	PCB SCHEMATIC
		ANG	12-13-81	925 CONTROL BD
		ENGR		
		APPD		
		APPD		
		APPD		
		FINISH		

B600014-001


SIZE	SHT 3	DRAWING NO	REV
	OF 7	2015800	B5




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B5		SEE SHT 1		



APPLICATION	UNLESS OTHERWISE NOTED	DWN <i>Swamy 10/23/81</i>	TeleVideo, Inc. 533	
NEXT ASSY	USED ON	DIMENSIONS ARE IN	TITLE	
		ANG 2 PLC 3 PLC	PCB SCHEMATIC	
		± 0.004 ± 0.005	925 CONTROL BD.	
		SCALE: NONE	MATERIAL	
		FINISH	SIZE	
			SHT 4 OF 7	
			DRAWING NO. 2015800	
			REV B5	



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B5		SEE SHT 1		




APPLICATION	UNLESS OTHERWISE NOTED	OWN <i>Swamy 10/18/81</i>		TITLE
NEXT ASSY	USED ON	CHK <i>10/18/81</i>		PCB SCHEMATIC
DIMENSIONS ARE IN		ENG <i>10/18/81</i>	APPD	925 CONTROL BD
ANG 2	PLC 3	APPD	APPD	
SCALE: NONE	FINISH			
MATERIAL				
SIZE	DRAWING NO.	REV		
SHT 5	2015800	B5		
OF 7				

B600014-001

B5 2015800


A



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B5		SEE SHT 1		

- SH1 DIPSWITCH PORT #5
- SH1 DIPSWITCH PORT #4
- SH1 DIPSWITCH PORT #3
- SH4 DIPSWITCH PORT #2
- SH4 DIPSWITCH PORT #1

- D0
 - D1
 - D2
 - D3
 - D4
 - D5
 - D6
 - D7
- 5H 2,5,7




- EDIT
- 920/925
- BD RT3
- BD RT2
- BD RT1
- BD RT0
- PAR 2
- PAR 1
- PAR 0
- BOW/WOB
- COMM MODE 0
- COMM MODE 1
- 50/60 HZ
- CR1 CR-LF

- TIMEOUT BLANK ENABLE
- LINE/PAGE ATTRIBUTES
- KEY CLICK
- CHAR SET 1
- CHAR SET 0
- CURSOR 1
- CURSOR 0


- SH5 DTR
- SH5 TEST
- SH5 HSHAKE

- LINE/PAGE ATTRIBUTES SH3
- BIT 1 SH2
- BIT 0 SH2


APPLICATION	UNLESS OTHERWISE NOTED	DWN <i>Sumy 10-20-01</i>	
NEXT ASSY	USED ON	CHK <i>10/20/01</i>	
DIMENSIONS ARE IN		ENG <i>10/20/01</i>	TITLE
ANG 2	PLC 3	PLC	PCB SCHEMATIC
SCALE: NONE			925 CONTROL BD.
MATERIAL		FINISH	SIZE SHT 6 OF 7 DRAWING NO. 2015800 REV B5




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B5		SEE SHT 1		




NOTE:
 P6 IS A 14- OR 16- PIN DIP SOCKET FOR OPTIONAL BOARD CONNECTION.
 * PINS 0 & 15 ARE PINS 1 & 16 IF A 16-PIN SOCKET IS INSTALLED FOR P6.



APPLICATION	UNLESS OTHERWISE NOTED	OWN	DATE	B600014-001
NEXT ASSY	USED ON	CHKD	10/21/81	TeleVideo, Inc.
DIMENSIONS ARE IN		ENG	10/21/81	TITLE
ANG	2	PLC	3	PLC
SCALE	NONE	APPD		PCB SCHEMATIC
MATERIAL		APPD		925 CONTROL BD
FINISH		APPD		SIZE
				SHT 7
				DRAWING NO. 2015800
				REV B5



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		PROD REL PER ECO 235	3/3/92	
A1		" " ECO 0370,0410,0426		
A2		" " ECO 437		
A3		" " ECO 0530		



- NOTES UNLESS OTHERWISE SPECIFIED
1. ALL RESISTORS ARE VALUED IN OHMS ±5% AND ARE 1/4 WATT.
 2. ALL CAPACITOR ARE VALUED IN MICROFARADS ±10% AND ARE 50 VDC.
 3. DRAWINGS CONFORMS WITH TELEVIDEO SPEC. NO S000000-001.
 4. P6 IS A 14-OR 16-PIN DIP SOCKET FOR OPTIONAL BOARD CONNECTION.
 5. PINS 1&15 ARE PINS 1&16 IF A 16-PIN SOCKET IS INSTALLED FOR P6.

APPLICATION	UNLESS OTHERWISE NOTED	DWN H. H. 1-12-92	
NEXT ASSY	USED ON	CHK. 3/3/92	
DIMENSIONS ARE IN		ENGR. 3/3/92	PCB SCHEMATIC CONT BD 925 (A)
ANG	2 PLC 3 PLC	APPD. 3/4/92	
SCALE: NONE		APPD.	MATERIAL: FINISH:
MATERIAL		APPD.	
SIZE		DRAWING NO.	SHT. 1 OF 6 2015801
REV. A		REV. A	

26000/4-002

D

C

B


A3

2015801

A




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A3		SEE SHEET 1		




APPLICATION	UNLESS OTHERWISE NOTED	DWN H	1-13-82
NEXT ASSY	USED ON	CHK	ENG
ANG	2	PLC	3
SCALE:	NONE		
MATERIAL			
FINISH			

TITLE: PCB SCHEMATIC
 CONT BD 925 G/A
 SIZE: SHT 2 OF 6
 DRAWING NO: 2015801
 REV: A3




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A3		SEE SHEET 1		




APPLICATION	UNLESS OTHERWISE NOTED	DWN H. HART 1-14-81	
NEXT ASSY	USED ON	CHK	
DIMENSIONS ARE IN		ANG 2	PLC 3
SCALE: NONE		MATERIAL	
FINISH		DRAWING NO. 2015801	
REV A3		REV 539	
TITLE PCB SCHEMATIC CONT BD 925 G/A			

B600014-002




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A3		SEE SHEET 1		



APPLICATION	UNLESS OTHERWISE NOTED	DWN H. 1-21-82	CHK	ENG	APPD	APPD	APPD	TITLE
NEXT ASSY	USED ON	ANG 2	PLC 3	PLC	ENG	APPD	APPD	PCB SCHEMATIC
DIMENSIONS ARE IN								CONT BD 925 G/A
SCALE: NONE								
MATERIAL								
FINISH								
SIZE								REV
SMT								2015801
OF								A3


3600014-002

TeleVideo, Inc. 540



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	A3	SEE SHEET 1		


- SH1 DIPSWITCH PORT #5
- SH1 DIPSWITCH PORT #4
- SH1 DIPSWITCH PORT #3
- SH3 DIPSWITCH PORT #2
- SH3 DIPSWITCH PORT #1





LINE / PAGE ATTRIBUTES SH 3
 BIT 1 SH 2
 BIT 0 SH 2

APPLICATION	UNLESS OTHERWISE NOTED	DWN H. HUAC 1-22-82	
NEXT ASSY	USED ON	CHK <i>(Signature)</i>	
	DIMENSIONS ARE IN	ANG 2 PLC 3 PLC	ENGR
		± ± ± ± ±	APPD
	SCALE: NONE		APPD
	MATERIAL		APPD
			FINISH

TITLE	PCB SCHEMATIC
CONT	BD 925 G/A
SIZE	SHT 5 OF 6
DRAWING NO	2015801
REV	A3




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A3		SEE SHEET 1		




APPLICATION	UNLESS OTHERWISE NOTED	DWN H. Hur 1-25-82	CHK	ENG	APPD	APPD	APPD
NEXT ASSY	USED ON	ANG	2	PLC	3	PLC	
DIMENSIONS ARE IN		±	±	±	±	±	±
SCALE: NONE		MATERIAL		FINISH			
		f		f			

SIZE	SMT 6	DRAWING NO.	REV
OF	6	2015801	A3

8600014-002
TeleVideo, Inc.
 TITLE: PCB SCHEMATIC
 CONT BD 925 G/A





© 1981 TELEVIDEO SYS. INC.
 B900014 REV. B
925

74 3 REQD

2 REQD 78


2 REQD 79


76 5 REQD


77 2 REQD

5

4







ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
1											
2	1							A46	IC NE555	2030200	
3	2							A41,42	IC 2114ICB RAM	2035800	
4	1							A31	IC ROM Char Gen 910	8000016	
5											
6											
7	1							A47	IC 6116 RAM 150ns	2049200	
8	1							A60	IC 6502A Micro	2049600	
9	1							A59	IC CR Contr SY6545A/A	2052800	
10	2							A32,33	IC SY6551A/-1 UART 2MHz	2053000	
11	3							A3,28,55	IC 74LS00	2024200	
12	1							A4	IC 74LS02	2041600	
13	1							A16	IC 74S04	2024600	
14	2							A27,35	IC 74LS04	2024800	
15	1							A5	IC 7406	2034800	
16	4							A10,13,18,54	IC 74LS08	2025200	
17	1							A2	IC 74LS10	2025400	
18	7							A11,12,14,23,26, 36,38	IC 74LS32	2025800	
19	2							A1,6	IC 74LS74	2026600	
20	1							A15	IC 74LS86	2026800	

NOTES:

TITLE

PCB ASSY 925 CONTROL BOARD

DATE

1-14-83


 **TeleVideo Systems, Inc.**

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
21	1							A29	IC 74LS138	2041000	
22	1							A37	IC 74LS139	2027200	
23	3							A56-58	IC 74LS157	2027400	
24	1							A24	IC 74LS163	2027600	
25	1							A30	IC 74LS166	2027800	
26	3							A19-21	IC 74LS173	2028000	
27	1							A22	IC 74LS174	2028200	
28	4							A43,51-53	IC 74LS244	2044200	
29	1							A40	IC 74LS245	2036200	
30	2							A44,45	IC 74LS273	2037600	
31	1							A39	IC 74LS374	2029000	
32	2							A25,34	IC 75188N	2029200	
33	2							A9,17	IC 75189AN	2029400	
34											
35											
36	1							R19	Res CF 1M Ohm 1/4W 5%	2031500	
37	1							R2	Res CF 22 Ohm 1/4W 5%	2033500	
38	1							R3	Res CF 68 Ohm 1/4W 5%	2051100	
39	1							R8	Res CF 270 Ohm 1/4W 5%	2051300	
40	4							R15,24-26	Res CF 330 Ohm 1/4W 5%	2051500	
41	1							R13	Res CF 470 Ohm 1/4W 5%	2051700	

NOTES:

TITLE PCB ASSY 925 CONTROL BOARD

DATE 1-14-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
42	2								R7,12	Res CF 750 Ohm 1/4W 5%	2031700
43	3								R4,5,9	Res CF 1000 Ohm 1/4W 5%	2052100
44	1								R14	Res CF 1800 Ohm 1/4W 5%	2052300
45											
46	6								R1,10,11,17,23, 27	Res CF 4700 Ohm 1/4W 5%	2053100
47	1								R21	Res CF 47K Ohm 1/4W 5%	2033700
48	1								R16	Res CF 51K Ohm 1/4W 5%	2032300
49											
50											
51	5								RP1-5	Res Pk 4.7K Ohm 10P SIP	2041300
52											
53											
54	35								C2,5,7,14-17,19, 23B,24-26,28-30, 33-40,43-46,48, 49,52-55,60	Cap Cer .01uf 16V 20%	2028700
55	5								C6,27,47,50,51	Cap Mono .01uf 50V 10%	2028900
56	1								C4	Cap Elec 1uf 16V 10%	2027900
57	2								C1,3	Cap Tant 4.7uf 16V 10%	2027500
58	2								C41,61	Cap Elec 10uf 16V 20%	2027300

NOTES:

TITLE
PCB ASSY 925 CONTROL BOARD

DATE
1-14-83

 **TeleVideo Systems, Inc.**

ITEM/ IND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
59	3								C56-58	Cap Elec 22uf 15V	2025700
60	1								C18	Cap Mica 10pf	2024100
61	19								C8-13,20-23,62- 70	Cap Cer 330pf 50V 20%	2029100
62	1								C42	Cap Tant 10uf 25V 10%	2027100
63											
64	2								CR1,2	Diode IN914	2047500
65	1								R20	Res CF 3300 Ohm 1/4W 5%	2052700
66											
67											
68	2								Q1,2	Tran 2N4401 NPN/Silicon	2045500
69											
70											
71	2								Y1,5	Cry 1.8432 MHz	2098602
72	1								Y2	Cry 13.6080 MHz	2098605
73											
74											
75	3								S1-3	Switch 10P DIP/20P Side Adj	2096800
76	5								A31-47-50	Socket 24P IC DIP	2098401
77	2								A59,60	Socket 40P IC DIP	2098402
78	2								A32,33	Socket 28P IC DIP	2098404

NOTES:

TITLE PCB ASSY 925 CONTROL BOARD

DATE 1-14-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
79	2								A41,42	Socket 18P IC DIP	2098400
80											
81	2								P3,4	Conn 25P PCB D-Sub Fem	2097800
82	1								P1	Conn PCB RJ11 Fem (AMP)	2097900
83	2								P2,5	Plug 5P STR Waf	2098802
84	1								A50	IC 2732 EPROM Sys Pro 925	8000031
85	1								A49	IC 2732 EPROM Sys Prog 925	8000033

NOTES:



ITEM/ IND NO.	QTY PER ASSM/REV LEVEL									REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A											
1												
2												
3												
4												
5												
6												
7	1								A11	IC 6502A Micro	2049600	
8	1								A28	IC CR Contr SY6545A/A	2052800	
9	2								A4,5	IC SY6551A/-1 UART 2MHz	2053000	
10	1								A39	IC Gate Array 910/925	2057400	
11	1								A14	IC 2732 EPROM Sys Pro 925	8000031	
12	1								A15	IC 2732 EPROM Sys Pro 925	8000033	
13	1								A32	IC 6116 RAM 150ns	2049200	
14	1								A17	IC ROM Char Gen 910	8000016	
15	2								A9,10	IC 2114ICB RAM	2035800	
16	1								A35	IC 74LS00	2024200	
17	1								A40	IC 74S04	2024600	
18	1								A36	IC 74LS04	2024800	
19	2								A8,37	IC 74LS08	2025200	
20	4								A24,30,42,43	IC 74LS32	2025800	
21	1								A7	IC 74LS74	2026600	

NOTES:

TITLE PCB ASSY 925 GATE ARRAY CONTROL BOARD

DATE 1-14-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A										
22	1								A38	IC 74LS139	2027200
23	3								A20-22	IC 74LS157	2027400
24	1								A12	IC 74LS166	2027800
25	1								A18	IC 74LS374	2029000
26	2								A16,23	IC 75188N	2029200
27	2								A1,2	IC 75189AN	2029400
28	1								A6	IC NE555	2030200
29	1								A31	IC 7406	2034800
30	1								A19	IC 74LS245	2036200
31	2								A26,27	IC 74LS273	2037600
32	1								A13	IC 74LS138	2041000
33	4								A3,29,34,41	IC 74LS244	2044200
34	1								A25	IC 74LS163	2027600
35											
36											
37											
38	1								R9	Res CF 33 Ohm 1/4W 5%	2034500
39	1								R5	Res CF 270 Ohm 1/4W 5%	2051300
40	4								R22-24,27	Res CF 330 Ohm 1/4W 5%	2051500
41	1								R28	Res CF 470 Ohm 1/4W 5%	2051700
42	3								R7,11,16	Res CF 1000 Ohm 1/4W 5%	2052100

NOTES:

TITLE

PCB ASSY 925 GATE ARRAY CONTROL BOARD

DATE

1-14-83

 TeleVideo Systems, Inc.

TEM/ IND O.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A										
43	1								R26	Res CF 1800 Ohm 1/4W 5%	2052300
44	1								R18	Res CF 3300 Ohm 1/4W 5%	2052700
45	8								R3,4,10,12-15,21	Res CF 4700 Ohm 1/4W 5%	2053100
46	1								R20	Res CF 1M Ohm 1/4W 5%	2031500
47	2								R6,25	Res CF 750 Ohm 1/4W 5%	2031700
48	1								R2	Res CF 51K Ohm 1/4W 5%	2032300
49	1								R1	Res CF 22 Ohm 1/4W 5%	2033500
50	1								R19	Res CF 47K Ohm 1/4W 5%	2033700
51											
52											
53	1								R8	Res CF 10K Ohm 1/4W 5%	2034100
54	4								RP1-4	Res Pk 4.7K Ohm 10P SIP	2041300
55											
56											
57	1								C32	Cap Tant 10uf 25V 10%	2027100
58	1								C31	Cap Mica 10pf	2024100
59	3								C24-26	Cap Elec 22uf 15V	2025700
60	2								C28,30	Cap Elec 10uf 16V 20%	2027300
61	1								C18	Cap Tant 4.7uf 16V 10%	2027500
62	2								C18A,33	Cap Elec 1uf 16V 10%	2027900
63	27								Unmarked	Cap Cer .01uf 16V 20%	2028700

NOTES:

TITLE

PCB ASSY 925 GATE ARRAY CONTROL BOARD

DATE

1-14-83

 **TeleVideo Systems, Inc.**

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A										
64	1								C27	Cap Mono .01uf 50V 10%	2028900
65	19								C1-17,19	Cap Mono 330pf 100V 20%	2029300
66	1								C29	Cap Cer .1uf 50V 10%	2030100
67											
68											
69	2								CR1,2	Diode IN914	2047500
70	2								Q1,2	Tran 2N4401 NPN/Silicon	2045500
71	2								Y1,3	Cry 1.8432 MHz	2098602
72	1								Y2	Cry 13.6080 MHz	2098605
73											
74											
75											
76											
77											
78	3								SW1-3	Switch 10P DIP/20P Side Adj	2096800
79											
80											
81	2								XA9,10	Socket 18P IC DIP	2098400
82	5								XA14,15,17,32,33	Socket 24P IC DIP	2098401
83	3								XA11,28,39	Socket 40P IC DIP	2098402
84	2								XA4,5	Socket 28P IC DIP	2098404

NOTES:

TITLE PCB ASSY 925 GATE ARRAY CONTROL BOARD

DATE 1-14-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL									REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A											
85	1									XP6	Socket 16P IC DIP	2098405
86												
87												
88	2									P3,4	Conn 25P PCB D-Sub Fem	2097800
89	1									P1	Conn PCB RJ11 Fem (AMP)	2097900
90	2									P2,5	Plug 5P STR Waf	2098802
91	1									P9	Plug 2P STR Waf	2098800

NOTES:


TITLE

PCB ASSY 925 GATE ARRAY CONTROL BOARD

DATE

1-14-83





**CONTROL BOARD
THEORY OF OPERATION**

TeleVideo Systems, Inc.
1170 Morse Ave., Sunnyvale, CA 94086
(408) 745-7760 TWX 910-338-7633 "TVI VIDEO"

THEORY OF OPERATION

TABLE OF CONTENTS

<u>Section</u>		<u>Page</u>
1.	Architecture Overview	1
2.	Operation of the CPU Interfaces	5
2.1	CPU	5
2.2	BUS	7
2.2.1	Data	7
2.2.2	Address	8
2.3	Memory Interfaces	9
2.3.1	Program ROM Interface	9
2.3.2	Data RAM Interface	9
2.3.3	Display RAM Interface	9
2.4	I/O Control and Status Interfaces	10
2.4.1	CRT Chip and Display Control	12
2.4.2	UART and Communication Control	15
2.4.3	Keyboard I/O Interfaces	17
2.4.4	Other I/O Interfaces	18
3.	Operation of Jumpers and Switches	20
4.	Program Memory Operation	25
4.1	Program ROM	25
4.2	Data RAM	26
5.	Display Operation	27
5.1	Clock Generation	27
5.2	CRT Chip Operation	27
5.2.1	Control Register 0	30
5.2.2	Control Register 1	30
5.2.3	Control Register 2	31
5.2.4	Control Register 3	31
5.2.5	Control Register 4	32
5.2.6	Control Register 5	33
5.2.7	Control Register 6	33
5.3	Display RAM and Character Generation	36
5.4	Video Generation	43
6.	Communication Operation	55
6.1	BAUD Rate Generation	55
6.2	UART Operation	55
6.3	Serial Interfaces	57
6.3.1	RS232 Operation	57
6.3.2	Current Loop Operation	59
7.	Keyboard Operation	61
8.	Power Supply	62

LIST OF FIGURES


<u>Figure</u>		<u>Page</u>
1.1	System Block Diagram	1
2.1	Instruction Fetch from External Program Memory	6
2.2	Read From External Data Memory	6
	Write To External Data Memory	6
2.2.1	CPU Signals	7
2.3.1	ROM Configuration	9
2.4.1a	CRT Chip Addressing	12
2.4.1b	Control Register	13
2.4.1c	Output Port 40CH Summary	14
2.4.2	UART Chip Address	15
2.4.3	Keyboard I/O Interfaces	18
5.1	Clock Generation Timing Diagram	28
5.3	Display Data Timing	38
5.4	Dot Shift Formats	42
5.5	Video Dot	44
5.6	Displayed Video Relationships	46
5.7	Storage Register Value	53

LIST OF TABLES

<u>Table</u>		<u>Page</u>
2.1	Corresponding Display RAM Addresses for the 80 Character x 24 Line Display	11
3.0	Summary of Switches and Jumpers	20
		21
		22
		23
5.3	Display RAM Chip Select	36

APPENDIXES


A	8035/8048/8748/and 8049 CPU Specifications	A-1
B	5027 CRT Chip Specifications	B-1
C	UART Specification	C-1
D	Keyboard Matrix	D-1
E	Connector Lists	E-1



1. ARCHITECTURE OVERVIEW

The terminal's circuitry is composed of the major functional blocks as shown in Figure 1.1.

FIGURE 1.1: SYSTEM BLOCK DIAGRAM



The CPU has control over all functional sections of the terminal via a data/address bus and additional control lines. The Display and Communication sections have some circuitry that runs independently of the CPU. The Display section refreshes the video continuously, automatically. The Communication section can send and receive words at the serial level without CPU intervention.

The CPU is the Intel 8035. (See Appendix A, 8035 Specification) The bussed expansion capability of the CPU is used in order to provide external program memory, data read/write memory, display memory, and memory-mapped I/O.

Depending on firmware requirements 2K or 4K bytes of external program ROM can be accommodated. (Instead of the 8035, it is possible to use an 8048 or 8049 CPU, thus 1K bytes or 2K bytes, respectively, of external program ROM memory can be omitted.)

In addition to the internal data memory of the CPU, there is a 256 x 8 Data RAM (two 2111's) external to the CPU that is usable as read/write storage by the firmware.

The characters being displayed on the screen are accessed by the CPU via two 2K-byte blocks of read/write memory (RAM). This memory is on the same external data/address bus as the 256 x 8 Data RAM and is accessed in a similar manner. In addition to the normal read/write control lines, the Display RAM requires that the address multiplexing logic be properly controlled by the CPU for transfers to/from the display RAM.

The I/O signal lines on the CPU chip that are not used for the expansion

data/address bus, are used for various control and status functions. Additional I/O data, control, and status ports are gained by use of the expansion bus. Part of the data expansion addresses are used to implement these Input and Output capabilities. (This is known as memory-mapped I/O.) Thus, these I/O ports are treated by firmware in a manner similar to the RAM accesses, but are used for I/O transfers.

Via the I/O (direct and memory-mapped) the CPU interfaces to:

- (1) the CRT chip and other display circuitry
 - (2) the UART and other communication circuitry
- and (3) the keyboard.

The display I/O gives the CPU control over the CRT chip (including initializing the CRT chip, reading/writing the cursor position, and scrolling) and some video display circuitry (including a FORCE BLANK control).

Once initialized the CRT chip and other display circuitry can automatically perform the continuous refreshing required of the CRT by generating the video, horizontal sync, and vertical sync signals required by the CRT.

The communication I/O gives the CPU control over the UART chip (including initializing the UART's mode and sending/receiving characters on the word level) and some other communication circuitry (including printer port control, BREAK control, and control over the RS232 'ready' and 'clear' types of signals).

Once initialized the UART chip and other communication circuitry automatically perform the parallel-to-serial, serial-to-parallel, and signal level conversions required for the serial interfaces.

The Keyboard I/O allows the CPU and its firmware to scan the switch matrix that is connected to the keyboard connector.

A clock generator provides the CRT chip with the exact clock frequency required. Additionally, frequencies are tapped off for use by the CPU and the communication baud rate generator.

Accessible switches and jumpers allow the user to select many options and configurations.

Operation of the above system capabilities is described in more detail in the following sections. Page references are to the schematics of this terminal controller module.

2. OPERATION OF THE CPU INTERFACES

The CPU is the center of control in this terminal (system). This section describes the CPU, the expansion bus, and the interfaces used to control the other parts of the system. Sections 2.1 through 2.4 provides most of the information required by the firmware programmer in order to control the system.

2.1 CPU

The CPU (Central Processing Unit) is the 8035 (A54, schematic page 1). It is the Intel "Single Chip Computer", containing control circuitry for program execution, as well as program registers, read/write memory, and I/O ports. The 8035, a member of the 8048 family of single chip computers, is the version which does not contain the program ROM memory internally. The system could, if desired, use an 8048 or 8748 (each of which has 1K bytes of internal program memory) or an 8049 (which has 2K bytes of internal program memory). Using these devices can eliminate the need for all or part of the external program memory (A49 and A50, page 2). The exact configuration is an implementation and cost trade-off decision. When using internal program memory the EA (External Access) pin must be grounded by installing jumper W1 (page 1).

Appendix A contains the current 8035/8048/8748/8049 specification.


CLOCK: The CPU clock is the +6MHz (5.9535 MHz, more precisely) signal as produced by the clock generator (page 4). (See Section 5.1.) It is connected to the CPU X1 pin (A54-2, page 1). X2 requires no connection.

RESET: CPU power-up reset is effected in the normal manner by connecting the 1 μ F capacitor (C1) to CPU pin 4 (RESET, A54-4, page 1) and to ground. A resistor, internal to the CPU, provides the RC time constant.

ALE: The Address Latch Enable (ALE, A54-11, page 1) signal occurs once during each CPU cycle (every $2.5 \mu\text{sec.}$). This occurs during every internal CPU cycle as well as every external CPU cycle. There are two types of external cycles: instruction fetch and data read/write. ALE is used for both in order to latch the 8 lower address bits.

$\overline{\text{PSEN}}$: Following ALE, for each external instruction fetch, the Program Store Enable ($\overline{\text{PSEN}}$, A54-9, page 1) signal occurs, see Figure 2.1. This causes a byte to be read from the program ROM (see Section 2.3.1 and 4.1).

FIGURE 2.1: INSTRUCTION FETCH FROM EXTERNAL PROGRAM MEMORY




(See Appendix A for AC/DC characteristics.)


$\overline{\text{RD}}$ and $\overline{\text{WR}}$: Following ALE, for each external data read/write, either the BUS read ($\overline{\text{RD}}$, A54-8, page 1) or the BUS write ($\overline{\text{WR}}$, A54-10, page 1) signal occurs. This causes a byte to be either read from external data memory or written to external data memory, see Figure 2.2.

FIGURE 2.2:

READ FROM EXTERNAL DATA MEMORY



WRITE TO EXTERNAL DATA MEMORY



(See Appendix A for AC/DC Characteristics.)

This system uses these read/write cycles to perform external accesses to Data RAM (Section 2.3.2), Display RAM (Section 2.3.3), and memory mapped I/O (Section 2.4).

All other CPU signals are used as bus or I/O signals. They are described in other sections of this document:

<u>PIN NAME</u>	A54 <u>PIN NUMBER</u>	<u>SIGNAL</u>	<u>Section</u>
DB \emptyset → DB7	12 → 19	Data Bus	2.2
P2 \emptyset → P23	21 → 24	Address Signals (4MSBS)	2.2.2
P24	35	+4Hz FLASHER	2.4.1
P25	36	-DCR	2.4.2
P26	37	-PTR RDY	2.4.2
P27	38	-HALF DUPLEX	2.4.2
INT	6	-VSYNC	2.4.1
T1	39	-ADV BLANK	2.4.1
T \emptyset	1	-CTS	2.4.2
P1 \emptyset → P17	27 → 34	{ KEYBOARD CONNECTOR P1- 8 → 15	2.4.3
<u>PROG</u>	25	-RESETUART	2.4.2

Figure 2.2.1 CPU Signals

2.2 BUS

During the external CPU cycles described in Section 2.1, the Data/Address bus signal lines carry the address information to the external components and the data information to or from those components.

2.2.1 DATA

The eight data lines +DB \emptyset through +DB7 carry the data between the CPU pins (A54-12 → 19, page 1) and all of the external memory and I/O devices (pages 1 through 4). Additionally, during ALE, data lines provide the eight

least significant address signals to the D inputs of the address latch (74LS373, A51, page 1). (See timing in Figures 2.1 and 2.2). The data lines are pulled up to provide adequate high drive characteristics.

2.2.2 ADDRESS

There are twelve address lines, +A0 through +A11, used to address the memories and memory mapped I/O. The eight least significant address bits are latched (in 74LS373, A51, page 1) during ALE. The outputs of this latch provide +A0 through A7, all of which are used by the memories on pages 2 and 3. The four most significant address bits are provided by the CPU via the output pins P20→P23 (A54 - 21→24) for +A8, +A9, +A10, and +A11. Four 74LS04 inverters (of A67) buffer +A11 and +A10, which are used for memory and memory-mapped I/O selection.

All twelve Address lines go to the program ROMs (A49 and A50) on page 2. (See Section 2.3.1.)

The data's address space is used by the RAMs and the memory mapped I/O. When +A11 is high +A0 through +A10 address the display RAM, page 3, see Section 2.3.3. When +A11 is low, and +A10 is low, then +A0 through +A7 address the data RAM (page 2, A52 and A53, see Section 2.3.2). When +A11 is low, and +A10 is high, then the memory mapped I/O decoder (74LS42, A58, page 1) is enabled, see Section 2.4.

2.3 MEMORY INTERFACES

2.3.1 PROGRAM ROM INTERFACE

When external program instruction memory is required, then IC locations A49 and A50 (page 2) are used. The types and configurations of ROMs used determine the operation:

	CONFIGURATION	ROM In A49	ROM In A50	JUMPERS			
				W26	W27	W28	W29
#1:	NO EXTERNAL ROM	NONE	NONE	D.C.	D.C.	D.C.	D.C.
#2:	2K EXTERNAL ROM LOCATED 0→2K	NONE	2316E	OUT	IN	OUT	IN
#3:	2K EXTERNAL ROM LOCATED 2K→4K	2316E	NONE	OUT	IN	OUT	IN
#4:	4K EXTERNAL ROM	2316E	2316E	OUT	IN	OUT	IN
#5:	4K EXTERNAL ROM	2332	NONE	IN	OUT	IN	OUT

Figure 2.3.1 ROM Configuration

D.C. = DON'T CARE

The configuration determines which instruction fetches will result in external ROM accesses. Note that an 8048, which has 1K of internal program memory, will only execute external fetches for the 1K to 4K address range (unless the EA pin is pulled high). Section 4.1 describes the operation of the ROMs.

2.3.2 DATA RAM INTERFACE

The 256 x 8 Data RAM is selected when the external address is:

A11 A10 A9 A8 A7 A0

0 0 D.C. D.C. byte select

D.C. = DON'T CARE

which, in hex, is 0XX = 1XX = 2XX = 3XX, where XX is the byte select.

2.3.3 DISPLAY RAM INTERFACES

There are two 2048 byte display RAM PAGES. (Only 1920 bytes are actually displayed in standard operation.) (four 2114's; A6, A8, A10, and A12; on schematics page 3) can be addressed when +PG SEL is set true (output bit 0)

to memory mapped I/O location 40C; see Section 2.4.1.). PAGE 2 (four 2114's; A5, A7, A9, and A11; on schematics page 3) can be addressed when +PGSEL is set false (i.e., to zero).

For whichever of the two PAGES is enabled (by +PGSEL), the Display RAM is selected when the external address is:

<u>A11</u>	<u>A10→A0</u>
1	byte select

which, in hex, is 8XX—FXX.

Performing a read or write to external data memory in this address range will automatically override the refresh circuitry's addressing of the Display RAM, giving the CPU priority at all times. Section 2.4.1 describes how the CPU can be synchronized with the refreshing to accomplish accesses only during blanking periods.

Due to hardware implementation efficiencies the addressing of the 1920 characters being displayed on the CRT is not a direct linear mapping within the 2048 byte Display RAMs. Table 2.1 shows 80 character by 24 line display with the corresponding Display RAM locations for each character.

2.4 I/O CONTROL AND STATUS INTERFACES

All memory mapped I/O ports use the 74LS42 decoder (A58, page 1) to detect the +A2, +A3, +A10, and +A11 address lines. +A2 and +A3 select which port is being addressed, while the combination of +A11 = 0 and +A10 = 1 is required for all memory mapped operations. Additionally the keyboard circuitry uses +A0 and +A1, and the CRT chip uses +A0, +A1, +A4, and +A5 for additional addressing.

TABLE 2.1

Corresponding Display RAM Addresses
for the 80 Character x 24 Line Display

CHAR ROW		DEC HEX	0-----15	16-----31	32-----47	48-----63	64-----79	ROW DEC.
DEC	HEX	CHAR POSITION:	-----F	10-----1F	20-----2F	30-----3F	40-----4F	
0	0		800-----			83F-----	E00-----	0
1	1		840-----			87F-----	E40-----	1
2	2		880-----			8BF-----	E80-----	2
3	3		8C0-----			8FF-----	EC0-----	3
4	4		900-----			93F-----	F00-----	4
5	5		940-----			97F-----	F40-----	5
6	6		980-----			9BF-----	F80-----	6
7	7		9C0-----			9FF-----	FC0-----	7
8	8		A00-----			A3F-----	E10-----	8
9	9		A40-----			A7F-----	E50-----	9
10	A		A80-----			ABF-----	E90-----	10
11	B		AC0-----			AFF-----	ED0-----	11
12	C		B00-----			B3F-----	F10-----	12
13	D		B40-----			B7F-----	F50-----	13
14	E		B80-----			BBF-----	F90-----	14
15	F		BC0-----			BFF-----	FD0-----	15
16	10		C00-----			C3F-----	E20-----	16
17	11		C40-----			C7F-----	E60-----	17
18	12		C80-----			CBF-----	EA0-----	18
19	13		CC0-----			CFE-----	EE0-----	19
20	14		D00-----			D3F-----	F20-----	20
21	15		D40-----			D7F-----	F60-----	21
22	16		D80-----			DBF-----	FA0-----	22
23	17		DC0-----			DFE-----	FE0-----	23

The 74LS42 (A58) decoder must also be enabled by the delayed signal which is the OR of the RD and WR signals. (This delay provides adequate data setup time for the UART.)

The \overline{WR} signal provides the "C" input (A58-1) to the decoder, which causes decoder outputs 0→3 to be "I/O writes" and 4→7 to be "I/O reads."

I/O beyond the memory mapped I/O comes directly from CPU I/O pins. All of the I/O is described in Sections 2.4.1 through 2.4.4, below.

2.4.1 CRT CHIP AND DISPLAY CONTROL

CRT CHIP: The CRT chip responds to the following memory-mapped I/O

addresses:

Figure 2.4.1a CRT Chip Addressing

ADDRESS BIT											ADDR IN HEX*	RD or WRT	CRT CHIP OPERATION	
11	10	9	8	7	6	5	4	3	2	1				0
0	1	D.C.	D.C.	D.C.	D.C.	X	X	0	0	X	X			SELECT CRT CHIP
0	1	D.C.	D.C.	D.C.	D.C.	0	0	0	0	0	0	400	WRT	CONTROL REG 0
↑	↑	↑	↑	↑	↑	0	0	↑	↑	0	1	401	WRT	" " 1
						0	0			1	0	402	WRT	" " 2
						0	0			1	1	403	WRT	" " 3
						0	1			0	0	410	WRT	" " 4
						0	1			0	1	411	WRT	" " 5
						0	1			1	0	412	WRT	" " 6
						0	1			1	1	413	RD	Processor Self Load NOT USED
						1	0			0	0	420	RD	Read Cursor Char Addr.
						1	0			0	1	421	RD	Read Cursor Line Addr.
						1	0			1	0	422	RD	Reset
						1	0			1	1	423	RD	Up Scroll
						1	1			0	0	430	WRT	Load Cursor Char Addr.
						1	1			0	1	431	WRT	Load Cursor Line Addr.
						1	1	↓	↓	1	0	432	RD	Start Timing Chain
↓	↓	D.C.	D.C.	D.C.	D.C.	1	1	0	0	1	1	433	RD	Non-Processor Self Load NOT USED

D.C. = DON'T CARE

*Assumes DON'T CARES = 0

The above CRT Chip operations are as defined in the 5027 CRT CHIP specifications, Appendix B. In order to attain the 24 lines of 80 characters each at either 50 Hz or 60 Hz, the Control Registers should be loaded by the

CONTROL REGISTER	VALUE (IN HEX)	
	50 Hz	60 Hz
0	68	68
1	43	43
2	4D	4D
3	97	97
4	22	07
5	32	17
6	17	17

Section 5.2 describes the operations directed by the above control registers.

-VSYNC: The CPU receives the vertical synchronizing signal at the INT input of the CPU (A54-6, page 1). This allows the CPU firmware to perform timed operations based on the very precise 50 Hz or 60 Hz -VSYNC signal.

-ADVBLANK: The CPU can synchronize to the display's blanking time by sensing this signal. This allows the CPU to perform Display RAM accesses only during blank times, if desired, to avoid visible effects on the display. When the CRT CHIP is programmed with the standard values (as listed above) the -ADVBLANK signal is 25 character times long (active low) during horizontal blanking. However, Display RAM access by the refresh circuitry starts one character time before the end of -ADVBLANK. This means that from the detected leading edge of -ADVBLANK the CPU has 24 character times (less the sampling period) during which it can be guaranteed blanking. Each character time is 588 nsec. which mean the CPU has 14.1 μ sec (less the T1 sampling period) to perform the Display Ram read or write without effecting the refresh logic.

+4Hz FLASHER: The CPU firmware is to generate this output at P24 (A54-35) by using the -VSYNC interrupt input (see above) and dividing down appropriately.

+4Hz FLASHER is used to flash the Cursor (if jumpered to do so by inserting W25) and is divided by 2 to generate the 2 Hz signal used to gate the blinking video field(s) on and off.

+FORCE BLANK: The CPU firmware can force the video to be blanked by outputting a 1 on this bit. **+FORCE BLANK** is part of the 74LS174 Output Port (A47-15, page 1) which is loaded by performing the memory-mapped I/O write to location 40C (HEX) or, more precisely,

```

Address Bit: 11 10 9 8 7 6 5 4 3 2 1 0
Value:      0 1 DC DC DC DC DC DC 1 1 0 0
                DC = DON'T CARE

```

Data bit 5 is the **+FORCE BLANK** bit. Firmware would normally keep an image of this port in RAM, such that only the bits of interest can be changed without affecting the others. A summary of output port 40CH is:

Output to 40CH

<u>Bit</u>	<u>Signal</u>
7	DON'T CARE
6	DON'T CARE
5	+FORCE BLANK (see above)
4	+SEL LPT (see Section 2.4.2)
3	-BREAK (" " ")
2	-RQS (" " ")
1	+BEEP (" " 2.4.4)
0	+PG SEL (see below)

Figure 2.4.1c Output Port 40CH Summary

+PG SEL: The CPU firmware selects which 2048-byte PAGE of display RAM is to be displayed. (Only 1920 characters are actually displayed.) This also selects which RAM is accessed by the CPU via the Display RAM addresses (Section 2.3.3). **+PG SEL** is set to a 0 to select PAGE 1 and is set to a 1 to select PAGE 2. This control bit is data bit 0 on output port 40CH as described under **+FORCE BLANK**, above.

2.4.2 UART AND COMMUNICATION CONTROL

UART CHIP: The UART Chip responds to the following memory-mapped I/O addresses:

ADDRESS BIT											ADDR IN HEX*	READ or WRT	UART OPERATION	
11	10	9	8	7	6	5	4	3	2	1				0
0	1	DC	DC	DC	DC	DC	DC	0	1	DC	DC	404	READ	Read Data Enable
0	1	DC	DC	DC	DC	DC	DC	1	0	DC	DC	408	WRT	Write Data Strobe
0	1	DC	DC	DC	DC	DC	DC	1	0	DC	DC	408	READ	Status Word Enable
													Data Bit Status	
													3 FE, FRAME ERROR	
													2 PE, PARITY ERROR	
													1 TMT, TRANSMIT BUFFER EMPTY	
													0 DTA, DATA AVAILABLE	

DC = DON'T CARE

* Assumes DON'T CARES = \emptyset

Figure 2.4.2 UART Chip Address

The above UART Chip operations are as defined in the UART specification in Appendix C. The hardware operation of the UART interface is described in Section 6.

+RESET UART: The CPU firmware can pulse this line by using I/O expander instructions (which strobe the $\overline{\text{PROG}}$ output pin of the CPU, A54-25, page 1). This signal is connected to the UART's RESET input.

+SEL LPT: The CPU controls this signal by performing a memory-mapped output operation to address 40CH with bit 4 being +SEL LPT:

Output 40CH

<u>Bit</u>	<u>Signal</u>
7	DON'T CARE
6	" "
5	+FORCE BLANK (Section 2.4.1)
4	+SEL LPT
3	-BREAK (see below)
2	-RQS (see below)
1	+BEEP (see Section 2.4.4)
0	+PG SEL (" " 2.4.1)

When set to 1, the +SEL LPT control line enables the line printer serial communication transmitter (connector P4-3, PRT DATA (RS 232), page 2) and disables the normal transmitter data driver (connector P3-2, TXD (RS 232), page 2). When set to 0, +SEL LPT disables the printer transmitter and enables the normal serial transmitter. Additionally, +SEL LPT selects the line printer serial baud rate (as determined by switches S3) when set to a 1, or the normal serial baud rate (as determined by switches S1). This allows the printer and normal serial interfaces to have independent baud rates. (Note that the UART does not receive serial data at the normal baud rate when the printer is enabled.)

-BREAK: This signal is controlled by the CPU using address 40CH, bit 3 (see above). -BREAK, when set to 0 forces the selected serial transmit line to the "break" state. This allows the CPU firmware to create the desired Break condition for the desired duration.

-RQS: This output bit (address 40CH, bit 2, see above) directly drives the normal terminal serial interface's RTS (Request to Send, P3-4, page 2)

which also goes to the modem connector (P6-4, page 2). Additionally this can drive DTR (P3-20, page 2), if enabled using switch S5-3, 12. This bit can also drive the printer's serial port TERM RDY lines P4-8 and/or P4-6 (page 2) which can be connected by jumpers W12 and W13, respectively.

-DCR: The CPU can input -DCR on I/O pin P25 (A54-36, page 1). This signal can come from any of 3 different places: (1) "DCR (RS232)" at P3-6 (page 2) which can be enabled by switch S5-1, 14; (2) "DCR (RS232)" at P3-8 (page 2) which can be enabled by switch S5-2, 13; and (3) Modem connector P6-7 (page 2).

-PTR RDY: The firmware inputs this signal via the CPU I/O pin P26 (A54-37, page 1). It is the Printer Ready signal derived from connector P4-20 (+PTRRDY (RS232), page 2).

-HALF DUPLEX: The CPU firmware reads CPU I/O pin P27 (A54-38, page 1) to determine the Full/Half Duplex mode. When -HALF DUPLEX is 0 the firmware should enter half duplex mode and when 1 the terminal should be in full duplex mode. -HALF DUPLEX is derived from switch S2-3, 18 (page 1), one side of which is grounded.

2.4.3 KEYBOARD I/O INTERFACES

The outputs to the Keyboard matrix consist of the 8 lines from the CPU I/O pins P10→P17 (A54-27→34, page 1) which are connected to Keyboard connector pins P1-8 through P1-15, respectively. There are 12 inputs from the matrix and 4 inputs from individual keys. All inputs are pulled up by 1K ohm resistors to +5V.

Figure 2.4.3 Keyboard I/O Interfaces

The CPU reads Keyboard inputs via the following memory-mapped I/O reads:

ADDRESS BIT										ADDR IN HEX*	KEYBOARD INPUTS (P1 Connector Pins)									
11	10	9	8	7	6	5	4	3	2		1	0	On Data Bits							
0	1	DC	DC	DC	DC	DC	DC	1	1	0	0	40C	+50Hz (ALPHA)	26	(SHFT)	(CTL)	(FUNC)	16	20	
↑	↑	↑	↑	↑	↑	↑	↑						"	"	25	"	"	"	17	21
													"	"	24	"	"	"	18	22
↓	↓	↓	↓	↓	↓	↓	↓	1	1	1	1	40E	"	"	7	"	"	"	19	23
0	1	DC	DC	DC	DC	DC	DC	1	1	1	1	40F	"	"	7	"	"	"	19	23

DC = DON'T CARE

* Assumes DON'T CARES = 0

Non Keyboard

Note that the 4 individual keys are input on all four addresses. "-50 Hz" is also input with these input operations and is to determine the terminal's refresh rate upon power up, as described in Section 2.4.4.

Appendix D provides the descriptions of keyboard matrix with which this system has been interfaced.

2.4.4 OTHER I/O INTERFACES

-50 Hz: As described under Section 2.4.3, above, this signal can be read by the CPU firmware on memory-mapped I/O address 40C (as well as many others) on data bit 7. The firmware should sense this bit during power-up and initialize the CRT chip accordingly (see Section 2.4.1). When -50 Hz = 0 then the 50 Hz mode should be established, else the 60 Hz mode. This signal is derived from switch S2 pins 17 and 4 (pin 4 is grounded).

+BEEP: The CPU firmware can control the beeper (audio signal, 1200 Hz) with bit 1 of the memory-mapped I/O write to address 40CH (see, also, Sections 2.4.1 and 2.4.2 for the other control bits affected). The +BEEP signal is

gated with the +1200 Hz signal (on page 1 with 74LS00, A61-1,2,3) which is then inverted to drive transistor Q2 which, in turn, drives the 8 ohm speaker connected to P7-1,2. When +BEEP is 0 the gating is such that the +1200 Hz is removed and the transistor Q2 is put in the off (non-conducting) state.

3. OPERATION OF JUMPERS AND SWITCHES

Presented below is a summary of the switches and jumpers used in the system. Included are short descriptions of their functions and references to other pertinent sections of this document. Though redundant, this section should provide quick reference for software, hardware, and systems technical personnel.






JUMPER #	DESCRIPTION		Schem. Page	Reference Sections	Comments
	INSERTED	REMOVED			
W1	USE INTERNAL PROGRAM MEMORY (ROM)	USE EXTERNAL PROGRAM MEMORY (ROM)	1	2.1	
W2					NOT USED
W3					"
W4					"
W6	P3 CONN: CURRENT LOOP SEND SHORT 510 SERIES	KEEP 510 IN SERIES	2	6.3	
W7					NOT USED
W8					"
W9					"
W10					"
W11					"
W12	P4 CONN: TERM RDY (RS232C) SENT ON P4-6	P4-6 NOT CONN	2	6.3	
W13	P4 CONN: TERM RDY (RS232C) SENT ON P4-8	P4-8 NOT CONN	2	6.3	

Table 3.0 Summary of Switches and Jumpers

JUMPER #	DESCRIPTION		Schem. Page	Reference Sections	Comments
	INSERTED	REMOVED			
P3 CURRENT LOOP SEND					
W14	CONN "COLLECTOR END" TO P3-25	"COLLECTOR END" not CONNECTED TO P3 -25	2	6.3	
W15	CONN "EMITTER END" TO P3-25	"EMITTER END" NOT CONN TO P3-25	2	6.3	
W16	CONN "EMITTER END" TO P3-13	"EMITTER END" NOT CONN TO P3-13	2	6.3	
W17	CONN P3-13 TO GND	P3-13 NOT CONN TO GND	2	6.3	
W22					Not used
W23					Not used
W24					Not used
W25	CURSOR FLASHES OFF ON (INVERSE VIDEO)	CURSOR DOES NOT FLASH AND IS INVERSE VIDEO	5	5.4	
W26	for 2332 ROM at A49	for all others	2	2.3.1, 4.1	
W27	for 2316E, 8316E, 2716 ROMs at A49 or A50	for all others	2	2.3.1, 4.1	
W28	for 2332 ROM at A49	for all others	2	2.3.1, 4.1	
W29	for 2316E, 8316E, 2716 ROMs at A49 or A50	for all others	2	2.3.1, 4.1	
W30	For all character generator PROMs	For no standard character generator PROMs	5	5.3	

JUMPER #	DESCRIPTION		Schem. Page	Reference Sections	Comments
	INSERTED	REMOVED			
OPTIONAL RESISTORS					
R28	P3 CONN: CURRENT LOOP SEND, PULLS HIGH END TO +12V.	NOT PULLED UP	2	6.3	2

SWITCH		DESCRIPTION		Schem. Page	Reference Sections	Comments	
#	PINS	CLOSED	OPEN				
COMMUNICATION PORT BAUD RATE SELECT (P3-2 and 3)							
S1 ↑ ↓ S1	1-2	19,200	NOT 19,200	6	6.1		
	2-1	9,600	NOT 9,600	6	6.1		
	3-1	4,800	NOT 4,800	6	6.1		
	4-17	2,400	NOT 2,400	6	6.1		
	5-16	1,200	NOT 1,200	6	6.1		
	6-15	600	NOT 600	6	6.1		
	7-14	300	NOT 300	6	6.1		
	8-13	150	NOT 150	6	6.1		
	9-12	75	NOT 75	6	6.1		
	10-11	110	NOT 110	6	6.1		
S2 ↑ ↓ S2	10-11	SHORT OUT 270 IN SERIES WITH CHARACTER VIDEO	KEEP 270 IN SERIES (FOR COMPOS VIDEO)	5	5.4	OPEN FOR COMPOS VID (SEE S2-1,20)	
	2-19	SELECT LOWER HALF OF CHARACTER GEN- ERATOR	SELECT UPPER HALF OF CHARACTER GEN- ERATOR	5	5.3		
	3-18	HALF DUPLEX	FULL DUPLEX	1	2.4.2		
	4-17	50Hz	60Hz	1	2.4.4		
	5-16	PARITY IN TRANS AND RCV	NO PARITY	2	6.2; C	(see also S2-9,12)	
	6-15	1 STOP BIT (TRANS)	2 STOP BITS (TRANS)	2	6.2; C		
	7-14	NB1	BITS { S2-7,14: CLOSED OPEN CLOSED OPEN } PER { S2-8,13: CLOSED CLOSED OPEN OPEN } #BITS = 5 6 7 8		2	6.2; C	
	8-13	NB2					
	9-12	SEND AND RECEIVE: ODD PARITY	EVEN PARITY	2	6.2; C	(see also S2-5,16)	
1-20	a)+VIDEO P2-4 GETS COMPOS SYNC TOO b)+TTL VIDEO BE- COMES VIDEO WITH COMPOS SYNC(P2-6)	a)+VIDEO P2-4 HAS NO SYNC's b)+TTL VIDEO P2-6 IS ONLY COMPOS SYNC	5	5.4	S2-10,11 SHOULD BE OPEN FOR VIDEO WITH COMPOS SYNC		

SWITCH		DESCRIPTION		Schem. Page	Reference Sections	Comments
#	PINS	CLOSED	OPEN			
S3 ↑ ↓ S3	1-20	19,200	NOT 19,200	6	6.1	} 1
	2-19	9,600	NOT 9,600	6	6.1	
	3-18	4,800	NOT 4,800	6	6.1	
	4-17	2,400	NOT 2,400	6	6.1	
	5-16	1,200	NOT 1,200	6	6.1	
	6-15	600	NOT 600	6	6.1	
	7-14	300	NOT 300	6	6.1	
	8-13	150	NOT 150	6	6.1	
	9-12	75	NOT 75	6	6.1	
	10-11	110	NOT 110	6	6.1	
S5 ↑ ↓ S5	1-14	CONN P3: RECEIVE DCR(RS232C) FROM P3-10	DO NOT RECEIVE DCR FROM P3-10	2	6.3	} 1
	2-13	CONN P3: RECEIVE DCR(RS232C) FROM P3-8	DO NOT RECEIVE DCR FROM P3-8	2	6.3	
	3-12	CONN P3: P3-20 (DTR) DRIVEN BY SAME AS RTS (P3-4)				} 1
	4-11	CONN P3: P3-20 (DTR) PULLED TO +12V VIA 3.3K	P3-20 (DTR) NOT PULLED HIGH			
	5-10 6-9	CONN P3: RECEIVE SERIAL DATA RS232C P3-3	DO NOT RECEIVE SERIAL DATA RS232C P3-3	2	6.3	} 1
	7-8	CONN P3: RECEIVE SERIAL DATA CURRENT LOOP P3-12, 24	DO NOT RECEIVE SERIAL DATA CURRENT LOOP P3-12, 24	2	6.3	
1	CLOSED CONDITIONS OF SWITCHES WITHIN INDICATED SWITCH GROUP ARE MUTUALLY EXCLUSIVE					
2	MUTUALLY EXCLUSIVE CURRENT LOOP SEND CONNECTIONS FOR P3 P3 CONN: ISOLATED (W6, W-14, W-16 INSERTED) VS. 1-SIDE GND (R28, W15, W17 INSERTED)					

4. PROGRAM MEMORY OPERATION

The operation of the hardware for the program memory is described in sections 4.1 (program ROM) and 4.2 (data RAM). The functional interface for system and firmware reference is described in sections 2.3.1 and 2.3.2.

4.1 PROGRAM ROM

When external program memory is required by the CPU, the (P)ROMs at locations A49 and A50 (page 2) are used.

The two ROMs have the 11 address lines and the 8 output data lines in common. The lower 8 address lines (+A7→+A0) come from the address latch (A51, page 1) and +A10, +A9, and +A8 come from CPU port 2: bit 2 (A54-23, buffered), bit 1 (A54-22) and bit 0 (A54-21), respectively. The output data lines are connected to the CPU data bus (+DB7→+DB0).

If the ROMs are 2316E types (i.e., 16K bits) then memory address bit A11 (derived from CPU port 2 bit 3, A54-24) selects which ROM is enabled when -PSEN goes active. +A11 and its inverse are each gated with -PSEN (page 1, A66-1,2,3 and A66-11,12,13) yielding -ROM1CS or -ROM0CS, one of which goes active when -PSEN goes active. -ROM0CS goes active for +A11=0 and -ROM1CS goes active for +A11=1. -ROM0CS selects the ROM at A50 (page 2, A50-20). -ROM1CS selects the ROM at A49 (A49-20). Note that for 2316E-type ROMs jumper W29 is inserted (and W28 is not) in order to pass the -ROM1CS signal. Jumper W27 must be inserted (and W26 not inserted) for 2316E ROMs. This provides pin 21 (on A49 and A50) with +5V, which is required for PROMs (2716 or 2758) that may be used, and provides the high logic level for the ROMs that have a positive chip select at this pin.

If a 2332-type (i.e., 32K bit) ROM is used then jumper W28 and W26 must be inserted while omitting W29 and W27. This provides A49-20 with -PSEN directly such that this ROM is selected on every -PSEN cycle, not just when +A11=1. Jumper W26 connects +A11 to A49-21 providing the ROM with the required 12th address bit.

The negative chip select at pin 18 (on A49 and A50) is permanently grounded.

4.2 DATA RAM

The 2111A (or 8111A) RAM chips (page 2, A52 and A53) comprise a 256 x 8 block of read/write memory, with A52 providing for data bits 7, 6, 5, and 4 and A53 for bits 3, 2, 1 and 0. This data leaves and enters via IO1→IO4 (pins 11→14) on A52 and A53, and is connected to the CPU data bus +DB7 +DB0 (see page 2). The required 8 address bits are +A7→+A0.

This 256 x 8 RAM is enabled when +A10 and +A11 are both logic 0 by generating -DSCS (page 1, A66-4,5,6) which connects to A52-15 and A53-15.

-DSCS in conjunction with -RD pulse (from the CPU, page 1, A54-8) causes the RAMs' outputs to be enabled (via A52 and A53 pin 9). During -RD the addressed data is then driven onto the data bus.

-DSCS in conjunction with -WR pulse (from the CPU, A54-10) causes the RAMs (via A52 and A53 pins 16) to write the 8 bits from the data bus at the addressed internal locations.

5. DISPLAY OPERATION

5.1 CLOCK GENERATION

The crystal oscillator (page 4) uses an astable 74S04 configuration to generate the 23.814 MHz signal (at A55-4). The crystal is series resonant at 23.814 MHz. The 74LS109 flipflop (A56-2→7) divides the basic clock by 2 to provide an 11.907 MHz "square" wave, +CLK (A56-6) and -CLK (A56-7). These two signals go on to the Video Generation circuitry on page 5 (see Section 5.4) to provide the gating and shifting clock for the basic dot of the video generation.

See Figure 5.1 for the timing diagram.

The 74LS163 dot counter (page 4, A57) provides the display character clock (+DC CARRY, A57-15) to the video generation logic (page 5) and its frequency equivalent, -DC2 (A55-12), to the 5027 CRT Chip (at A23-12, page 4). The counter's bits Q_A , Q_B , and Q_C generate the dot counter bits +DC0, +DC1, and +DC2, respectively. +DC0 and +DC2 are used on page 5 by the video generation circuitry (Section 5.4). +DC1 generates an asymmetrical 3.402 MHz ($11.907 \div 3.5$) signal which is used on page 6 by the baud rate generator (Section 6.1).

+CLK is divided by 2 by the 74LS109 (page 4, A56-10→15) to generate +6MHz (actually 5.9535 MHz) on A56-10. +6MHz goes to the CPU (page 1, A54-2) to provide the basic CPU clock.

5.2 CRT CHIP OPERATION

The CRT 5027 Video Timer and Controller ("VTAC" or "CRT CHIP") for SMC Microsystems Corporation is described in detail by the specification in Appendix B. This section describes the CRT Chip's specific operation

23.814 MHz
(A55-4)




~84 ns.

+CLK
11.907 MHz
(A56-6)



+DC ϕ
(A57-14)



+DC1
(A57-13)



+DC2
(A57-12)



+DC CARRY
(A57-15)



+6 MHz
(A56-10)



DISPLAY DOT TIME



FIGURE 5.1
CLOCK GENERATION TIMING DIAGRAM

when the control registers are programmed for this system as described in Section 2.4.1.

Clock Input: The clock input (DCC, A23-12, page 4) to the CRT chip is at the display character rate. It is the same as the inverse of +DC2 in Figure 5.1. The CRT Chip Specification in Appendix B shows timing of the output signals relative to the input clock.

Hardware Addressing Operation: Accessing the CRT CHIP (page 4) is performed by presenting the proper address inputs (A3→A0, A23-2,1,40, and 39) and then providing a negative strobe at the data select (\overline{DS} , A23-9). Depending on the address inputs the chip performs a read (DB7→DB0, A23-18→25, drive the CPU data bus +DB7→+DB0) or a write (the chips DB7 DB0 accept data from the CPU data bus +DB7→+DB0). Of the 16 addressable I/O registers (ports in the CRT CHIP) 9 are output (write) and 7 are input (read) ports. The address table in Section 2.4.1 shows which ports are write and which are read. Note that the address lines connected to the chip's address pins are: +A5, +A4, +A1 and +A0 to the chip's A3, A2, A1, and A0, respectively. Since the CRT Chip wants only one control strobe (i.e., not both a read and a write strobe) the read and write outputs of the I/O decoder (page 1, A58) for address decodes "400" are logically OR'd (by A43-11,12,13, page 1) yielding -SEL CRT CHIP. This signal provides the data select for the CRT Chip (A23-9, page 4). The "400" decoded signal, in conjunction with the 4 address lines, accounts for the I/O address locations (as presented in the table in Section 2.4.1).

Operation of CRT Chip programming: As stated in Section 2.4.1 the 7 control registers must be programmed for either 50 Hz or 60 Hz for standard operation:

CONTROL REGISTER	VALUE (IN HEX)	
	50 Hz	60 Hz
0	68	68
1	43	43
2	40 4D	40 4D
3	97	97
4	22	07
5	32	17
6	17	17

Variations from this might be possible for special cases, but for 24 lines of 80 displayed characters (at 50 Hz or 60 Hz refresh rates) it is necessary to use these values with the clock generation and video generation circuitry provided in this system.

The above control register values provide the following parameters to the CRT Chip (see also the CRT Chip timing, Figure 5.2):

5.2.1 -- Control Register 0

Bits 7→0 = N; Horizontal Line count where Total Characters/Line = N + 1.

$$\begin{aligned} \boxed{50 \text{ Hz}} \quad \text{Total Characters/Line} &= 68_{16} + 1 \\ &= 104_{10} + 1 \end{aligned}$$

$$\boxed{60 \text{ Hz}} \quad \text{--Same--} \quad = \underline{105}$$

5.2.2 -- Control Register 1

Bit 7; Interlaced/Non-Interlaced

where 1 = Interlaced; 0 = Non-Interlaced

$$\boxed{50 \text{ Hz}} \quad \text{Bit 7} = 0, \underline{\text{Non-Interlaced}}$$

$$\boxed{60 \text{ Hz}} \quad \text{--Same--}$$

Bits 6→3 = N; Horizontal Sync Width

where Horiz Sync Width Character Times = N

(N = 1→15; N = 0, disallowed)

$$\boxed{50 \text{ Hz}} \quad \text{Horiz Sync Width Char Times} = \underline{8}$$

$$\boxed{60 \text{ Hz}} \quad \text{--Same--}$$

Bits 2→0 = N; Horizontal Sync Delay

where Horiz Sync Delay Char Times = N

(N = 1→7; N = 0, disallowed)

50 Hz

 Horiz Sync Delay Char Times = 3

60 Hz

 --Same--

5.2.3 -- Control Register 2

Bit 7, not used (= 0)

Bits 6→3 = N; Scans/Data Row

Where Scans/Data Row = N + 1

50 Hz

 Scans/Data Row = 9 + 1
= 10₁₀

60 Hz

 --Same--

Bits 2→0 = T; Characters/Data Row

where T is defined in a table in the CRT Chip Specification
(Appendix B, last page).

For DB 2 = 1, DB1 = 0, DB 0 = 1 the

Characters per Data Row = 80

50 Hz

 Characters/Data Row = f(T)
= f(5)
= 80₁₀

60 Hz

 --Same--

5.2.4 -- Control Register 3

Bits 7, 6 = T; Skew Bits (Refer to 5.4)

where T is defined in a table in the CRT Chip Specification
(Appendix B, last page).

For DB 7 = 1, DB 6 = 0 the Skew Bits

are Sync/Blank Delay = 1 Character Time

Cursor Delay = \emptyset Character Time

50 Hz

Skew Bits = $f(T)$

$$= f(2_{10})$$

= Sync/Blank Delay of 1 Char Times

Cursor Delay of no Char Times

60 Hz

--Same--

Bits 5 \rightarrow \emptyset = N; Data Rows/Frame

where Number of Data Rows = $N + 1$

$$(N = \emptyset \ 63)$$

50 Hz

Number of Data Rows = $17_{16} + 1$

$$= 23_{10} + 1$$

$$= \underline{24}$$

60 Hz

--Same--

5.2.5 -- Control Register 4

Bits 7 \rightarrow \emptyset = N; Scans/Frame

where, in non-interlaced mode,

$$\text{Scans/Frame} = 2N + 256$$

50 Hz

Scans/Frame = $2 \cdot 22_{16} + 256_{10}$

$$= 2 \cdot 34_{10} + 256_{10}$$

$$= 68_{10} + 256_{10}$$

$$= \underline{324_{10}}$$

60 Hz

Scans/Frame = $2 \cdot \emptyset 7 + 256$

$$= 14 + 256$$

$$= \underline{270_{10}}$$

5.2.6 -- Control Register 5

Bits 7→0 = N; Vertical Data Start

where N = number of raster lines after leading edge of vertical sync of vertical start position.

$$\begin{aligned} \boxed{50 \text{ Hz}} \quad \text{Vertical Data Start (raster lines)} &= 32_{16} \\ &= 50_{10} \end{aligned}$$

$$\begin{aligned} \boxed{60 \text{ Hz}} \quad \text{Vertical Data Start (raster lines)} &= 17_{16} \\ &= 23_{10} \end{aligned}$$

5.2.7 -- Control Register 6

Bits 7, 6, not used (= 0)

Bits 5→0 = N; Last Displayed Data Row


where N = Address of last displayed data row, N = 0 to 63

$$\begin{aligned} \boxed{50 \text{ Hz}} \quad \text{Last Displayed Data Row} &= 17_{16} \\ &= 23_{10} \end{aligned}$$

$$\boxed{60 \text{ Hz}} \quad \text{--Same--}$$

Figure 4.2 presents the timing of a frame showing the relationship between the Valid Character Addresses (for the 24 80-character rows) and the Blanking and Sync signals. The left and right edges correspond to the start of Horizontal Sync, and the top and bottom edges (different for 50 Hz and 60 Hz) correspond to the start of Vertical Sync. The inner solid-lined rectangle (24 Data Rows x 80 characters) represents the time during which the CRT Chip outputs valid addresses on H6→H0 (A23-32→38, page 4), R3→R0 (A23-4,5,7,8), and DR4→DR0 (A23-30,29,28,27,26). The H6→H0 lines go from 0 to 79 on each scan across the 80 character positions. R3→R0 count out the 24 character rows, covering all rows 0 through 23 on each frame (the starting and ending counts are programmatically changed using the Last Data

FIGURE 5.2: CRT CHIP IMING
 END BL (See Section 5.4 for final video timing.)
 A23-17



Row Control and/or the Up Scroll command).

The positive-true blanking signal (BL, A23-17, page 4) is emitted 1 character time after the end of the last (80th) character to the end of the 1st character address, as well as continuously from the end of the last character row until the beginning of the first character row. (Note that additional data pipelining and blanking flipflop delays cause the final video and blanking to have a different timing relationship--see Section 5.4.)

The Horizontal Sync (HSYN, A23-15) and Composite Sync (CSYN, A23-10) are each delayed by 1 character time (as for blanking, above) and additionally have a "front porch" of 3 more character times before the HSYNC begins. (See Section 5.4 for final video/sync/blanking relationships.) The HSYN signal and the horizontal part of CSYN are 8 character times long.

Vertical Sync (VSYN, A23-11, page 4) starts after the last scan line of the frame and lasts for 3 horizontal scan line times. CSYN is VSYN OR'd internally with HSYN. The programming of the Total Scan Lines per Frame determines whether there are 50 or 60 frames per second. Following the last scan line (at the same time VSYN starts) the Vertical Data Start is delayed by 50 scan lines for 50 Hz and by 23 scan lines for 60 Hz. This is varied to provide for approximately the same vertical centering for both 50 Hz and 60 Hz.

The cursor signal (CRV, A23-16, page 4) is not delayed (internal to the CRT Chip) and is emitted during the times when the internal Cursor Address matches the Character Address (row (DR5→DR0) and horizontal position (H6→H0)). (Note that the external pipeline and delays will cause the final video and cursor to have the same relationship but actual displayed video occurs two character times later; see Section 5.4).

Refer to the CRT Chip Specification (Appendix B) for the functional operation of the other (non-initializing) CRT commands. Section 2.4.1 provides the I/O addresses to be used for these commands. (Note that Processor Self Load and Non-Processor Self Load commands do not apply to this system--self load is not used.)

5.3 DISPLAY RAM AND CHARACTER GENERATION

The displayed characters are stored and retrieved from the 2114-3 RAMs (random access, read/write memories) shown on page 3. There are two display pages (banks) of 1920 characters (bytes) each. Display Page 1 is composed of A6,8,10 and 12 and is enabled when +PG SEL (A47-2, page 1) is low (logic 0). (+PG SEL is data bit 0 on output port 40CH. See Section 2.4.1.) +PG SEL enters the decoder 74LS139 (A27-3, page 3) to cause the proper RAMs to be selected, as described in this table:

TABLE 5.1: DISPLAY RAM CHIP SELECT

	DISPLAY PAGE 1		DISPLAY PAGE 2	
	0	1	0	1
+PG SEL	0	0	1	1
HIGH ORDER ADDRESS BIT (A10 or +RAM10)	0	1	0	1
RAM Chip for +DISP DATA 7,2,1,0 (IC Numbers are given.)	A12	A10	A9	A11
RAM Chip for +DISP DATA 6,5,4,3 (IC Numbers are given.)	A8	A6	A5	A7

The 11 address lines come from either of two sources: the CPU's +A0→A10 or from the CRT Chip (and associated logic) addresses +RAM0→+RAM10. The CPU's address lines are the normal ones (as described in Section 2.2.2). The CRT Chip's address lines are derived from the data row (DR0→4) and data column (H0→6) address outputs (see A23, page 4). Combinatorial logic gates (page 4;

A34-1,2,3, A34-11,12,13, A37, A38-1,2, A38-3,4, A38-5,6, and A38-8,9)

condition the CRT address outputs such that:

- (1) the 1st 64 characters of each data row are ordered sequentially in the +RAMx addresses from 0 to DFFH.
- (2) the last 16 characters of each data row are placed in the +RAMx addresses from E00H to FFFH (with 8 16-byte holes being unused).

Table 2.1 in Section 2.3.3 shows exactly which +RAMx addresses correspond to the character position addresses. This mapping is performed in order to get the 1920 characters within the 2048-byte RAM, by transforming the 12 row/column addresses (5 row, 7 column) into 11 RAM address lines.

The most significant address bit (10) enters the same decoder (page 3, A27-2), as did +PG SEL. Table 5.1, above, shows how this selects a pair of RAM chips.

The selection between the CPU addresses (+A0 → +A10) and the CRT chip's refresh addresses (+RAM0 → +RAM10) is made using three quad multiplexers (A24, A25, and A26, page 3). The multiplexers normally select the CRT Chip addresses, but when the CPU performs an external data read or write with +A11 = 1 then the multiplexers automatically select the CPU's address lines. The advanced read-or-write signal +ADV RDOR WR (from A39-6, page 1) is gated with +A11 (at A40-1,2,3, page 3) to form the multiplexer control signal.

Data between the CPU (via +DB7 → 0) and the display RAMs (+DISP DATA 7 → 0) is transferred through the 8304 bi-directional transceiver (A13, page 3). The +RD PULSE from the CPU (A38-12 inverted from A54-8, page 1) controls the direction of the transceiver for CPU reads from or writes to the RAM. The




FIGURE 5.3: DISPLAY DATA TIMING

delayed read-or-write signal +RD OR WRT (A41-10, page 1) is gated with +A11 (A40-11,12,13, page 3) such that when +A11 = 1 for a +RD OR WRT the transceiver is enabled (A13-9, page 3). The delayed write pulse (-WRT PULSE, A40-8, page 1) is gated with the inverse of +A11 (A40-6, page 3) using a 74LS32 gate (A34-8,9,10) to generate the write-enable signal that goes to the RAM's. (pins 10). This signal is delayed by -WRT PULSE) at the beginning to provide proper address setup time, but goes away early (with the CPU's -WR signal) to provide guaranteed data (on writes) and address hold times.

The CPU can synchronize itself with the video so that it only accesses during blanking periods. The synchronization can be done such that one character can be transferred during horizontal blanking by using -ADV BLANK which is connected to T1 (A54-39, page 1); or the CPU can transfer a number of characters during vertical blanking by reacting to -VSYNC which is connected to INT (A54-6, page 1). Failure to synchronize may cause 1 or 2 displayed character's worth of a scan line to be garbaged on the CRT. This might appear as "drop-outs" on the display.

During normal display refresh cycles the addresses to the RAM's are multiplexed to come from the CRT chip's +RAM \emptyset →1 \emptyset . (+PG SEL is still in effect, see Table 5.1). The data being read from the RAMs on +DISP DATA 7→ \emptyset goes to the pipeline latch (A4, page 5). Figure 5.3 shows the timing for accessing and transferring the display data. +DC CAR (A42-3, page 5) shows the times for accessing or transferring successive characters. +DC2 is the basic data character clock going to the CRT Chip (being inverted and input or DCC, A23-12, page 4).

The +RAM A1 \emptyset → \emptyset addresses from the CRT chip change following the indicated edge of +DC2. Call this new address "N". The RAMs access location N,

putting valid data onto the +DISP DATA 7→0 lines before the next +DC CAR pulse. When that pulse occurs the +DISP DATA for character N is loaded into the pipeline latch (A4-11, page 5) causing the outputs of the latch (+DRD 7→0) to be the code for character N. (Refer to Figure 5.3.)

+DRD 6→0 comprise part of the address inputs to the character generator ROM. Three of the scan row address lines +DOTA 2→0 (A23-5,7,8) provide the rest of the address inputs. (DOTA 2→0 do not change on a character by character basis, only line by line; see Appendix B.) During the next character-time the character generator is accessing the dot information for the addressed character's addressed scan-row, see Figure 5.3. By the next +DC CAR pulse the character generator output is available to be loaded into the shift register (A2, page 5) and the dot-shift control logic (A45, page 5, see Section 5.4). Note that while character N is being displayed, character N+2 is being accessed by the display RAM and that character N+1 is being accessed by the character generator ROM.

+DRD7 (A4-12, page 5) from the pipeline latch, indicating a character to be displayed with "half" intensity, goes to a flip-flop (A16-12, page 5) where it is latched by the next +DC CAR. This causes the displayed character's video intensity to be reduced (see Section 5.4). The pipeline latch outputs +DRD5 and +DRD6, when both low, cause the video to be suppressed and +DRD4,3,2,1, and 0 to be used as special control information. Section 5.4 describes the operation of these circuits.

The character generator is designed to produce patterns for 96 characters. (32 character positions are lost for the control codes referred to above.) Each character has 8 scan lines available and 8 bits of pattern information


are produced. This calls for a ROM capacity of 128 (=96+32) characters X 8 scan lines X 8 bits = 8K bits. The ROM's socket location is made to accept a 2758, 2716, or 2316E. The 2758, being exactly 8K bits, satisfies the requirements. To use it jumper W30 (page 5) must be installed and switch S2,19 (page 5) must be closed. The 2716 and 2316E, being 16K bits, have twice the capacity and can provide two different character sets. S2 closed provides one and S2 open provides the other. (Jumper W30 must always be installed.)

There are 10 raster scan lines (0→9) per character row, but only 8 can have specified display data in the character generator. Rows 0 and 9 are always blanked as far as pattern information from the character generator is concerned (but row 9 may have the controlled underline information, see Section 5.4.). This is why only three scan line addresses, enter the character generator ROM (A3-6,7,8 page 5). Each consecutive 8 locations in the ROM are for each character. Note that the first 32 characters (groups of 8) are lost, as described above. Location 0 within a group of 8 for a character, has the video pattern information for the raster scan line number 8 (out of the 0→9). The locations 1 to 7 have information for scan line number 1 to 7, respectively. For example the character at locations 100H to 108H (the first displayable character, i.e. the 33rd group of 8) has the following relationships:

100H	Scan Line 8 data pattern				
101H	"	"	1	"	"
102H	"	"	2	"	"
103H	"	"	3	"	"
104H	"	"	4	"	"
105H	"	"	5	"	"
106H	"	"	6	"	"
107H	"	"	7	"	"

The data pattern for each scan line of each character is determined from the 8 bits at the ROM location. 6 of the bits represent the actual dots to be displayed. The other 2 bits specify the half-dot shift characteristics of the 6 displayed bits. This half-dot shift characteristic provides for a much finer horizontal resolution without increasing CRT bandwidth requirements. ROM output bits D1 and D0 (A3-10,9, page 5) provide the dot shift specification. D7→D2 (A3-17,16,15,14,13,11) provide the actual dot information. D7 goes out first in time. A 1 for any bit indicates positive (brighter) video. The 4 possible half-dot shift patterns are as follows:

FIGURE 5.4: DOT SHIFT FORMATS



B = Blank Dot Position
 .5B = 1/2 Blank Dot Position

NOTE: The dots and shift controls must be encoded such that there will be no 1/2 dot actually formed (i.e. 1/2-dot on or off between two other dots that are both the same but opposite the polarity of the 1/2-dot).

Section 5.4 describes the operation of the video generation circuitry that displays the above-described character patterns.

5.4 VIDEO GENERATION

Basic Video: The basic video "dots" (1) emanate from the shift register A2-13, page 5) (2) are then delayed by either one full or one-half dot time (A17-5 or 9, respectively) with the desired one being selected (using A18-1,2,3 and A18-4,5,6 along with the two inputs A19-2,4 and output on A19-6), (3) are next complemented if dictated by controls and/or +CURSOR (A21-4,5,6), (4) are then open-collector driven onto a multi-level video point where there is blank, half, and full intensity and, possibly, sync levels (video is driven by A15-4,5,6), and (5) are finally emitter-follower driven onto P2-4 (by Q1, page 5).

SHIFT REGISTER: The character generator's 6 output pattern bits are loaded into the shift register as shown in Figure 5.3. +DC CARRY (A57-15, page 4) causes the load (via A42-11,12,13 to A2-15, page 5) at +CLK rising. This load may be inhibited (at A42-13, page 5) by a number of conditions (at A19-8, 9,10,12,13, page 5). These inhibit conditions are:

- (a) control character code (+DRD5 = 0 and +DRD6 = 0), as detected by A22-1,2,3 which goes to A19-13.
- (b) first scan line for a character row (+DOT.A3 → 0 = 0000) as detected by A22-8,9,10, A21-11,12,13, and A22-4,5,6 which go to A19-9.
- (c) control registers say flash (A31-5 = 1 and A31-9 = 1, page 5) and +4Hz divided-by-2 (A34-5) equals 0, as detected by A33-3,4,5,6 which goes to A19-10.
- (d) tenth scan line for a character row (+DOTA3 → 0 = 1001) as detected by A20-11,12,13 which goes to A19-12.

The above inhibiting conditions (at A19-8, page 5) are also loaded into the flip flop A16-2,6 (page 5) with the +DCCAR pulse. The flip flop's

output clears the shift registers contents during the first dot time.

(See Figure 5.5.)

Normally (when allowed to load) the 6 data bits (from D7→0 of the character generator) are shifted as shown in Figure 5.5. For the 7th dot time a 0 emanates from the shift register (QH, A2-13, page 5). All bits are shifted into the two dot select flip-flops (A17-9,12 and A17-2,5) where one (A17-9,12) is clocked by -CLK (at A17-11), allowing that flip-flop to have the data from the shift register in advance of the other normally clocked flip-flops (A17-2,5). This means that A17-9 has the "advanced" dot and A17-5 has the "normal" dot.




FIGURE 5.5: VIDEO DOT


DISPLAY SIGNAL RELATIONSHIPS (VIDEO, BLANK, CURSOR, HSYNC): The relationships between the various signals that directly effect the display are shown in Figure 5.6. The top portion of the diagram has the relative character positions for the "display RAM", "character generation", and "displaying video" activities. (See Figure 5.3 for more details.) Shown in Figure 5.6 are the first few and last few character positions for a horizontal scan line.

The following signals are controlled by CRT outputs:

- (1) RAM Accessing (display RAM address for indicated character)
- (2) -ADV BLANK (delay by 1 with respect to addresses)
- (3) CRV (delayed by 0 with respect to addresses)
- (4) HSYN (delayed by 1 with respect to addresses)

The delays are as programmed into the CRT chip, see Section 5.2. -ADV BLANK is delayed one more character time (by A35-2,5, page 4, as clocked by +DCCAR) in order to line it up with displaying video. This +BLANK signal (A35-5) goes through an open collector driver (A14-12,13, page 5) in order to blank the video. ADV BLANK and BLANK are used for additional gating functions as described in other parts of this section. Additionally, -ADVBLANK goes to the CPU's T1 input (A54-39, page 1) to permit synchronization with the video by the CPU for performing accesses to the display RAM without disturbing the display refresh. (See Section 5.3.)

The cursor signal from the CRT Chip (A23-16, page 4) is delayed 2 character times (by A35-9,12 and A34-1,12, clocked by +DCCAR, page 5) to line it up with the video being displayed. The +CURSOR signal complements the normal video signal (using A21-1,2,3 and A21-4,5,6, page 5) including the effect



*See Section 5.2 for CRT programming.

NOTE: See Figure 5.3 for character position details.

FIGURE 5.6: DISPLAYED VIDEO RELATIONSHIPS

of the INVERT VIDEO bit (A28-6 to A21-2) of the control register. Additional gating (at A18-11,12,13, page 5) permits optional (by installing jumper W25) 4 Hz flashing (on-off) of the video at the cursor position. For this option when the cursor is flashing "on" (A18-11=0), the Zero-Intensity driver (A15-1,2,3, page 5) is disabled and "on" video is injected into the video signal (at A19-1, page 5). During Zero-Intensity this causes video to be "on" (not because of the injected "on" video but because the Zero-Intensity signal, A32-6, disables the video driver, A15-4, 5,6, through an inverter, A33-1,2,12,13). During other (non-zero) intensities the cursor "on" causes the character position to have all dots "on" because of the injected "on" video. This causes the character's background to change (flash) to the same polarity as the character itself (which is already inverted once or twice by the +CURSOR signal and, possibly, by the INVERT VIDEO control bit).

Horizontal sync (A23-15, page) is programmatically delayed in the CRT Chip by 4 character times (1 for SYNC/BLANK DELAY and 3 for HSYN DELAY, see Section 5.2) from the end of the last RAM address character position. With video being delayed 2 more character times a 2-character "front porch" is provided (see Figure 5.6 and Appendix B). HSYN (A23-15) is inverted (A36-10,11, page 4) to drive a one-shot (A1-2,3) which generates a horizontal drive signal (called +HSYNC) that goes to the video connector (P2-1, page 5). (-HSYNC is also used for other timing (on page 5) as described in the paragraph below that presents the video control register.)

VSYNC (A23-11, page 4), which is inverted twice (A56-12,13 and A56-1,2, page 4) and driven (by A14-10,11, page 5) onto -VSYNC (P2-5), has the timing as described in Section 5.2 and Appendix B. (VSYNC signals are

also used for video control register timing, see below.) -COMPSYNC (A23-10, page 4) is inverted (A15-11,12,13, page 5) and driven (by inverting driver A14-8,9, page 5) onto P2-6. Its main use is to provide the composite sync to the multi-level video signal (by closing switch S2-10,11 and opening switch S2-1,20, page 5). When the switch settings are made then P2-6 provides +TTL VIDEO in addition to a TTL composite sync signal.

HALF-DOT-SHIFT LOGIC: As described in Section 5.3 each scan line of each character can specify a half dot shift characteristic for each the first 3 dot positions and the last 4 dot positions. D1 (from A3-10, page 5) selects the half dot shift for the first 3 dot positions (D1=1 selects the advance dots, D1=0 selects normal dots. D0 (A3-9) selects the half dot shift for the last 4 dot positions. Section 5.3 shows a portrayal of the 4 possibilities. D1 and D0 are latched into A45-2,5 and A45-12,9 (respectively) by +DCCAR (A42-3 to A45-3 and A45-11) which is the same time as when the shift register is loaded. The outputs of A45-5,6 determine whether the normal or advanced dot is selected. The Q output (A45-5) enables (via A18-4,5,6) the advanced dot (from A17-9). The \bar{Q} output (A17-6) enables (via A18-1,2,3) the normal dot (from A17-5). +DC2=1 and +DC0=0 (inverted by A44-12,13, page 5) cause (via A46-3,4,5,6 and A46-8,9, 10,11) the selecting flip-flop A45-2,5) to take on the value of the flip-flop that stored the D0 value A45-9,12). This occurs between the 3rd and 4th dot time (see Figure 5.1) causing the dot shift patterns shown in Figure 5.4. The dot-select gates (A18-4,5,6 and A18-1,2,3) have their outputs OR'd (with other signals at A19-2,4) to form the pre-complemented video signal at A19-6.

IN-STREAM VIDEO CONTROL REGISTER: Six flip-flops implement a 4-bit control register that captures video control information from the display character

stream. As described in Section 5.3 the control information comes from the outputs of the pipeline latch (A4, page 5) and uses up 32 (of the possible 128) character encodings. A control character is denoted by having bits 6 and 5 equal to \emptyset (+DRD6 and +DRD5, A4-5,2) which is detected by the gate A22-1,2,3, page 5. The output of this gate (A22-3) is inverted (A44-1,2) to yield +CONTROL. The control register flip-flops are clocked by signals that are essentially the same as +DCCAR (see Figures 5.3 and 5.5) but are enabled only under the following conditions:

- (1) +CONTROL is true;
- (2) valid characters are in the character stream at the pipeline register A4 (which is when the signal -ADVBLANK is high, see Figure 5.6);
- (3) the intensity control bits (+DRD3,2) require that +DRD4=1 to be clocked.

These conditions are gated (using A43-12,3, A43-4,5,6, A43-8,9,10, A42-4,5,6, and A42-8,9,10, all on page 5) with +DCCARRY (at A43-5) and -CLK (at A42-4 and A42-10) to generate the clocking signals for the UNDERLINE (+DRD \emptyset) and INVERT VIDEO (+DRD1) bits (as clocked from A42-6) and the INTENSITY bits (+DRD3,2, as clocked from A42-8 which is inverted by A44-10,11, page 5).

CONTROL CODES: BIT 6= \emptyset , BIT 5= \emptyset

```

THEN START UNDERLINE BIT  $\emptyset$ =1
      END UNDERLINE BIT  $\emptyset$ = $\emptyset$ 
      START INVERSE VIDEO BIT 1=1
      END INVERSE VIDEO BIT 1= $\emptyset$ 
      IF ALSO BIT 4=1 THEN
            BIT 3 2
      START ZERO INTENSITY       $\emptyset$   $\emptyset$ 
      START FLASH (2Hz)        1 1

```

	BIT 3 2
NORMAL	1 0
NORMAL	0 1

UNDERLINING: Bit 0 of control characters (+DRD0, A4-9) is clocked (A29-11) into the UNDERLINE flip-flop (A29-9,12, page 5). If +DRD0 = 1, then, to prevent the control character position itself (which is blanked, as described in the "SHIFT-REGISTER" paragraph above) from being underlined, a second flip-flop (A28-9,12) provides a one-character delay. The second flip-flop is clocked by +DCCAR at every character time. If +DRD0=0, then the output of the first flip-flop (A29-9) clears the second immediately (via A28-13), causing the underline to disappear at the beginning of a control character:

+DRD0=1	=0	X's are
CTL	CTL	Displayed
XXXXX [b1] XXXXXXXX [b1] XXXXXX		Characters

Blanked
Control Character Positions

The actual underlining (as controlled by A28-9) is gated (at A18-8,9,10, page 5) with +10th Dot Row which indicates the last raster scan line for a character row (as denoted by A20-11,12,13 and inverted by A80-1,2,3, page 5). The output of the gate (A18-8) forces a video "on" condition (at A19-5). (See also Inter-Scan-Line Storage, below.)

INVERTED VIDEO: Bit 1 of control characters (+DR01, A4-6) are clocked (A29-3) into the INVERTED VIDEO flip-flop (A29-2,5, page 5). As with the UNDERLINE flip-flop pair (described above), the INVERTED VIDEO has two flip-flops (A29-2,5, and A28-2,5) which, when Bit 1=1, delay the effect on the video until the following character, but when Bit 1=0 they turn off the inverse video immediately (using the second flip-flop's clear,

A28-1). The actual inverting (as controlled by A28-6) is exclusive OR'd with the +CURSOR signal (at A21-1,2,3, page 5) and the video signal (using A21-4,5,6). Thus the video may, in effect, be complemented twice, once by the INVERT VIDEO control and once by the +CURSOR signal. If the flashing cursor option (jumper W25) is not installed then the presence of the cursor at the end of an INVERT VIDEO field will cause ambiguity in visually determining the cursor position on the screen. (See also Inter-Scan-Line Storage, below.)

INTENSITY CONTROLS: When bit 4 (+DRD4, A4-14) of control characters equals 1, then bits 3 and 2 (+DRD3,2, A4-16,15) are clocked (A31-3,11) into the INTENSITY control flip-flops (A31-2,5 and A31-9,12, page 5). These flip-flops affect the intensity immediately when loaded. When bit 3 (A31-5) and bit 2 (A31-9) both equal zero, this is detected (by gating A31-6 and A31-10 at A32-4,5,6, page 5) and causes a driver (A15-1,2,3) to zero the video. (This driver may be disabled at the cursor position at a 4 Hz on-off rate, if the flash cursor option, jumper W25, is installed. See CURSOR, above.) When bit 3 and bit 2 both equal one, this is detected and gated with a 2 Hz square wave (at A33-3,4,5,6, page 5) in order to produce a video flashing (on-off) effect. The gate's output (A33-6) inhibits and clears the dot shift register (via A19-10,8). (See SHIFT REGISTER, above.) Any other combinations of bits 3 and 2 (specifically bit 3,2, = 1,0 or = 0,1) allow the normal intensity to be used.

INTER-SCAN-LINE STORAGE OF CONTROL REGISTER: The register A30 (page 5) stores the CONTROL REGISTER values at the end of the 80th character at the 10th scan line of a character row. At the beginning of each of the 10 scan

lines of the next character row the values in the storage register are loaded into the control register flip-flops. This allows UNDERLINE, INVERTED VIDEO, and INTENSITY controls to carry over from one character row to the next character row. The storage register (A30) is loaded at the end of the tenth scan line by gating -BLANK, +ADVBLANK, and +10th DOT ROW (all at A33-8,9,10,11, page 5) which, when all equal to 1, define that the 80th character on scan line 10 is being displayed. The gate's output (A33-8) passes through A32-9,8 to provide one of the load enables for the storage register (A30-9). The other load enable (A30-10) is driven true by -10th DOT ROW (A20-11 through A32-11,12,13). In this way the storage register is loaded with the control register bits -BIT 0 (from A29-8), -BIT 1 (A29-6), -BIT 2 (A31-10), and +BIT 3 (A31-5) into storage register data input 4D, 3D, 2D, and 1D (A30-11,12,13,14), respectively.

Before loading the control register flip-flops at the beginning of each scan line, all flip-flops are set to their initialized condition by the -HSYNC (A36-10, page 4) signal:

UNDERLINE (A29-9) is set to 0 (via A29-13)

INVERT VIDEO (A29-5) is set to 0 (via A29-1)

INTENSITY (bits 3,2 at A31-5,9) is set to 1,0 (via A31-4,13)

The outputs of the storage register are enabled (A30-2) by the combination of +ADV BLANK and +BLANK (at A20-4,5,6) (except during VSYNC, see below). These outputs go to the 4 control flip-flops causing them to preset or clear in a manner appropriate with the stored bit value. If a stored bit is high at the output then the corresponding flip-flop is not changed because the "initialized state" (see above) is already correct. If a stored bit is low

at the output then the flip-flop is forced to the opposite of the "initialized state". The flip-flops end up in the state indicated by the storage register:

NAME	BIT #	INITIALIZED VALUE	STORAGE REGISTER VALUE	FINAL FLIP-FLOP VALUE
UNDERLINE	0	0	(= -BIT0) 0	1
			1	0
INVERT VIDEO	1	0	(= -BIT1) 0	1
			1	0
INTENSITY	2	0	(= -BIT2) 0	1
			3	1
			1	1

Figure 5.7 Storage Register Value

Additionally, during vertical blanking, the signal -VSYNC (A36-12, page 4) causes (through A32-8,9,10 and A32-11,12,13) both enables (A30-9,10) of the storage register be driven true. +VSYNC (A36-2) forces the storage register's outputs to be disabled (at A30-1). This causes the control flip-flops to stay in their initialized state as forced by -HSYNC (from A36-10, page 4, to A29-1, A29-13, A31-4, and A31-13, page 5). This also causes the storage register to have the same values. Following VSYNC these values are:

UNDERLINE = 0

INVERT VIDEO = 0

INTENSITY = 1,0 (i.e., NORMAL)

HALF-INTENSITY ("PROTECTED" by firmware): Bit 7 of every character (A4-12, +DRD7, page 5) controls whether or not that character is displayed with half intensity. At the same time the shift register is loaded +DCCAR (A42-3, page 5) loads (A16-11, page 5) +DRD7 (A16-7) in a flip-flop whose output (A16-9) is driven (by A15-8,9,10) through 510 ohms (R9) to the combined video

node. With the driver's output (A15-8) low the combined video is loaded down more, causing the intensity level, if any, to be reduced.

COMBINED VIDEO: The following open-collector drivers make up the combined video signal (A15-6, page 5):

Half intensity	A15-8 through 510 ohm, R9
Zero intensity	A15-3
Video (Dots)	A15-6
BLANK	A14-12
FORCE BLANK	A14-2

+FORCE BLANK's driver (A14-1,2) allows the CPU to blank the screen at any time (to avoid unsightly display effects, for example, during massive display data accesses). The CPU writes a 1 in bit 5 to external data (memory mapped I/O) address 40CH to cause the screen to blank. (See Section 2.4.1.)

For video without sync signals switch S2-1,20 is opened and switch S2-10,11 is closed. Resistors R2 and R3 (510 ohms and 1K ohm) provide the level pullup capability. The emitter-follower implementation of Q1 provides a high input impedance and a low output impedance which drives (through R4, 68 ohms) +VIDEO (P2-4). A convenient ground signal is provided on P2-3.

For composite video (i.e., video with sync signals) switch S2-1,20 is closed and switch S2-10,11 is opened. This puts a 260 ohm resistor (R1) in series with the previous combined video which prevents zero intensity from reaching as low a level at S2-1. Closing S2-1,20 allows composite sync (A14-8) to cause the lowest level in the new video signal. This "TTL" driven video signal is output on P2-6 +TTL VIDEO. As above, the signal is driven by the emitter follower (Q1) to drive +VIDEO (P2-4).

6. COMMUNICATION OPERATION

6.1 Baud Rate Generation

The baud rate frequencies for the computer (P3) and printer (P4) serial communication interfaces are determined by the counters and switches shown on page 6 of the schematics. The input clock is TDC1 (A57-13, page 4), which is an asymmetrical 3.402 MHz signal (see Figure 5.0). The first counter (A73, page 6) divides this by 11 to yield a 309,273 Hz signal (A73-11) suitable for the 19,200 baud rate. Counter A70 and A71 each provide 4 levels of dividing by 2 to yield clocks for 9600 down to 75 baud. Counter A72 divides A70's output by 11 to yield (at A72-11) a clock suitable for 110 baud.

Switch S1 selects the baud rate for the computer (P3) port by enabling one (and only one, as enforced by the user) signal to A74-9 (page 6). (See Section 3's table for switch settings.) Switch S3 does the same for the printer (P4) port by enabling one signal to A74-2. The CPU selects one of these two signals with +SELLPT (A74-1,2,3) the printer port and -SELLPT=1 enables (at A74-8,9,10) the computer port. +SELLPT is controlled by the CPU as bit 4 in memory mapped I/O port 40CH. (See Section 2,4.1.) The selected baud rate results in +BAUD GEN (A47-11,12,13) which goes to the UART (A48-12,40, page 2).

6.2 UART Operation

Details of the UART chip's (A48, page 2) internal operation are given in its specification in Appendix C. Section 2.4.2 presents programmer-level I/O information.

UART I/O Interface: Three I/O ports (2 read and 1 write) are used to interface the CPU to the UART. The data write port (address 408-H) is enabled by address decoder output 2 (A58-3, page 1) which goes to the UART's -DS (A48-23, page 2). When pulsed (as per Section 2) on this input the UART receives a byte on CPU data lines (+DB7→0) which are connected to UART inputs DB8→0 (page 2). The data read pulse, -RDE (address 408H), from the decoder (A58-6) enables (RDE, A48-4) the UART's read outputs (RD8→L) onto the CPU data bus (+DB7→0, respectively). -RDE also pulsed the UART's reset Data available input (A48-18). The status word enable read pulse, -SWE (address 404H), from the decoder (A58-7) enables (A48-10) four status bits onto the CPU data bus:

FE, Frame Error,	from A48-14 to +DB3
PE, Parity Error,	from A48-13 to +DB2
TBMT, Transmit Buffer Empty,	from A48-22 to +DB1
DTA, Data Available,	from A48-19 to +DB0.

UART SWITCH CONTROLS: Five switches provide operational control over the UART, see Appendix C and Section 3:

S2-5, 16	Parity	A48-35
S2-6, 15	Stop Bits	A48-36
S2-7, 14	Number of Bits	A48-38
S2-8, 13	" " "	A48-37
S2-9, 12	ODD/EVEN PARITY	A48-39

The -HALF DUPLEX signal goes directly into the CPU (A54-38, page 18, from switch S2-3,18). It is not implemented with the UART, but by the firmware.

UART RESET: The CPU resets the UART by pulsing the -PROG pin (A54-25, page 1) which is inverted (by A67-1,2, page 1) yielding +RESETUART to drive the UART's MR input (A48-21, page 2).

UART SERIAL OPERATION: As described in Appendix C the UART uses the receive and transmit clocks, (A48-17,40) at 16 times the baud rate, to transmit data (A48-25) and receive data (A48-20). The clock is as selected in the BAUD RATE GENERATION logic (+BAUDGEN, A74-11, page 6; see Section 6.1).

6.3 SERIAL INTERFACES

The computer and printer serial interfaces can be either RS232C-type levels or current loop. The serial data is transmitted as both RS232 and current loop (for the selected interface). Two switches must be set to select which type of data will be received on the computer port:

Receive RS232C on P3-3 -- Close S5-6,9

Receive Current Loop on P3-12,24 -- Close S5-7,8

(only one switch should be closed).

6.3.1 RS232 Operation:

COMPUTER PORT, P3:

Receive Data is input on P3-3 (by A60-12, page 2) and passed through switch S5-6,9 to the UART (A48-20). (See also Section 6.3.3 for P6).

Clear to send is input on P3-5 (by A60-8,10) yielding -CTS which the CPU can input on T0 (A54-1, page 1). (See also Section 6.3.3.)

A "Data Carrier Ready" signal can be selectively input on P3-6 (as switched by S5-1,14) or on P3-8 (as switched by S5-2,13). With both switches open 3.3K Ω resistor (R32) pulls the input to +12V, the true condition. The output of the RS232 receiver (A60-11, page 2) becomes -DCR which the CPU can read on port 2 bit 5 (45-36, page 1). (See also Section 6.3.3.)

Transmit Data for the computer RS232 port is driven to P3-2, TXD, (by A59-4,5,6, page 2). The input to the driver (A59-4,5) is enabled (at A61-4,5,6) by the control signal -SELLPT (A62-4 to A61-5) which, before inversion (by A62-3,4), is +SELLPT as output by the CPU on bit 4 of memory mapped I/O port 40CH (See Section 2.4.1). When -SELLPT disables the transmit port (-SELLPT low) the output (at A59-6, P3-2) is kept low (defined by the RS232C specification as the "OFF", marking condition, or binary 1 condition.) -BREAK (A47-10, page 1, CPU output to 40CH bit 3) when true (low) can force (via A61-11,12,13, page 2) the transmit data to the spacing condition (RS232 is positive, defined as "ON") if enabled (at A61-4,5,6) by -SELLPT being high. The data signal itself (at A61-12) comes from the UART's -TXD output (A48-25). (See also Section 6.3.3 for P6.)

The CPU controlled -RQS signal (A47-7, page 1, CPU output to 40CH bit 2) is the source for driving (using A59-2,3, page 2) the RTS signal at P3-4. By closing switch S5-3,12 this driver will also drive DTR at P3-20. Alternatively, DTR could be pulled permanently to the "ON" (positive) state by closing switch S5-4,11 (and leaving S5-3,12 open).

Pin P3-7 is ground on the RS232 computer port.

PRINTER PORT, P4:

The RS232 printer port has no serial data receive capability. However +PRTRDY (P4-20, page 2) is received (by A60-4,6) and sent to the CPU as -PRTRDY (A60-6, page 2) on CPU port 2 bit 6 (A54-37, page 1). If P4-20 is left disconnected, then a $3.3K\Omega$ resistor (R18) pulls the signal to the ON state.

Transmit Data for the printer RS232 port is driven to P4-3, PRT DATA (by A59-8,9,10, page 2). The input to the driver (A59-9,10) is enabled (at A61-8,9,10) by the control signal +SELLPT (A47-12, page 1) which is output by the CPU on bit 4 of output location 40CH (See Section 2.4.1). The transmit data is otherwise controlled by +SELLPT and -BREAK in the same manner as described above (for -SELLPT and -BREAK) for the computer RS232 transmit data, above. The data, as above, originates from the UART's -TXD (A48-25).

The RS232 printer port also drives (with A59-11,12,13) P4-6 (by installing jumper W12) and/or P4-8 (by installing jumper W13) with the CPU controlled signal -RQS (A47-7, page 1, CPU output to 40CH bit 2).

Pin P4-7 is ground on the RS232 printer port.

6.3.2 Current Loop Operation

COMPUTER PORT, P3: The computer has both transmit and receive current loop interfaces. The receive circuit uses an opto isolator (4N37 at A6-3, page 2) to receive a current loop with current (conventional) entering at P3-12 (RXD1) and leaving at P3-24 (RXD2). A diode (D2) provides a reverse current path. The opto-isolator's output (A63-5) feeds an inverted (A62-10,11), the

output of which (when passed by a closed S5-7,8 switch) provide the UART with serial input data (A48-20). (Note that the RS232 switch S5-6,9 should be open during current loop operation). The current loop receiver circuit is very low impedance such that the equipment driving this input must limit the current, to not more than 40 mA (with a 20 mA minimum).

The current loop driver for the computer port is opto-isolated (A65,4N33) also. Its source (via A62-5,6) is the same as what is input to the RS232 driver, causing it to parallel that pin's actions (See Section 6.3.1). A completely isolated output is provided at P3-25 (TXD1) and P3-13 if jumpers W14 and W16 are installed (and jumpers W15, W17, and W6, and resistor R28 are not installed). Alternatively by installing R28, W6, W15, and W17, a current (limited by R28) can be driven into P3-25 (TXD1) and returned to ground at P3-13 (TXD2).

7. KEYBOARD OPERATION

The keyboard matrix is driven on connector P1 (pins 8 to 15) by the CPU with bits 7 to 0 of port 1 (A54-34 to 27), page 1). The twelve inputs are received by multiplexers (with all of A69 and A68-9 to 15, and 2, page 1) to be received by the CPU via the four memory-mapped input locations 40C, 40D, 40E, and 40F (Hex) as described in Section 2.4.3. This is done using the 40C decoder output KBRD (A58-9, page 1) and +A1 and +A0 (at A69-2,14 and A68-2,14), causing the multiplexers to output data on +DB0 (A69-9), +DB1 (A69-7), +DB5 (A68-9). Additionally for all addresses 40C to 40F separate switches from the keyboard are input on the following bits:

+DB2	P1-5	FUNC	(using A76-11,12)
+DB3	P1-6	CTL	(using A76-13,14)
+DB4	P1-4	SHFT	(using A76-2,3)
+DB5	P1-3	ALPHA	(using A76-4,5)

See also Section 2.4.3 for CPU interface usage and Appendix C for the standard keyboard matrix expected on the interface.

1. The first part of the document discusses the importance of maintaining accurate records of all transactions. It emphasizes that proper record-keeping is essential for the integrity of the financial system and for the ability to detect and prevent fraud. The text notes that without reliable records, it would be difficult to verify the accuracy of financial statements and to identify any irregularities.

2. The second part of the document focuses on the role of internal controls in ensuring the reliability of financial information. It describes how internal controls are designed to prevent errors and to detect any unauthorized transactions. The text highlights that internal controls are a key component of an organization's risk management strategy and are essential for maintaining the trust of investors and other stakeholders.

3. The third part of the document discusses the importance of transparency and disclosure in financial reporting. It notes that providing clear and concise information about an organization's financial performance is crucial for making informed investment decisions. The text emphasizes that transparency is also essential for maintaining the credibility of the financial system and for preventing market manipulation.

4. The fourth part of the document discusses the role of external audits in providing an independent assessment of an organization's financial statements. It notes that external audits are a key component of the financial reporting process and are essential for ensuring the accuracy and reliability of financial information. The text highlights that external audits are also essential for maintaining the trust of investors and other stakeholders.

5. The fifth part of the document discusses the importance of maintaining accurate records of all transactions. It emphasizes that proper record-keeping is essential for the integrity of the financial system and for the ability to detect and prevent fraud. The text notes that without reliable records, it would be difficult to verify the accuracy of financial statements and to identify any irregularities.

6. The sixth part of the document focuses on the role of internal controls in ensuring the reliability of financial information. It describes how internal controls are designed to prevent errors and to detect any unauthorized transactions. The text highlights that internal controls are a key component of an organization's risk management strategy and are essential for maintaining the trust of investors and other stakeholders.

7. The seventh part of the document discusses the importance of transparency and disclosure in financial reporting. It notes that providing clear and concise information about an organization's financial performance is crucial for making informed investment decisions. The text emphasizes that transparency is also essential for maintaining the credibility of the financial system and for preventing market manipulation.

8. The eighth part of the document discusses the role of external audits in providing an independent assessment of an organization's financial statements. It notes that external audits are a key component of the financial reporting process and are essential for ensuring the accuracy and reliability of financial information. The text highlights that external audits are also essential for maintaining the trust of investors and other stakeholders.

9. The ninth part of the document discusses the importance of maintaining accurate records of all transactions. It emphasizes that proper record-keeping is essential for the integrity of the financial system and for the ability to detect and prevent fraud. The text notes that without reliable records, it would be difficult to verify the accuracy of financial statements and to identify any irregularities.

10. The tenth part of the document focuses on the role of internal controls in ensuring the reliability of financial information. It describes how internal controls are designed to prevent errors and to detect any unauthorized transactions. The text highlights that internal controls are a key component of an organization's risk management strategy and are essential for maintaining the trust of investors and other stakeholders.

11. The eleventh part of the document discusses the importance of transparency and disclosure in financial reporting. It notes that providing clear and concise information about an organization's financial performance is crucial for making informed investment decisions. The text emphasizes that transparency is also essential for maintaining the credibility of the financial system and for preventing market manipulation.

12. The twelfth part of the document discusses the role of external audits in providing an independent assessment of an organization's financial statements. It notes that external audits are a key component of the financial reporting process and are essential for ensuring the accuracy and reliability of financial information. The text highlights that external audits are also essential for maintaining the trust of investors and other stakeholders.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	K	L	E	G	H						
1	1	1	1	1	1				C2	Cap DIP Mica 10pf 100D03	2024100
2	3	3	3	3	3				C3,6,7	Cap R/L 22uf 15V	2025700
3	1	1	1	1	1				C1	Cap R/L 1uf 15V	2027901
4	47	47	47	47	47				unmarked	Cap C/D .01uf 20% 16V	2028700
5	1	4	1	1	1				C10	Cap C/D .01uf 10% 50V Y5P	2028900
6	2	2	0	0	2				C11,12	Cap C/D 330pf 50V 20%	2029100
7	1	1	1	1	1				A42	IC 74S00	2024000
8	5	5	5	5	5				A18,20,40,61,74	IC 74LS00	2024200
9	1	1	1	1	1				A15	IC 74LS03	2024400
10	1	1	1	1	1				A55	IC 74S04	2024600
11	5	5	5	5	5				A36,38,44,62,67	IC 74LS04	2024800
12	1	1	1	1	1				A14	IC 74LS05	2025000
13	2	2	2	2	2				A32,43	IC 74LS08	2025200
14	2	2	2	2	2				A33,46	IC 74LS10	2025400
15	1	1	1	1	1				A19	IC 74LS20	2025600
16	3	3	3	3	3				A22,39,66	IC 74LS32	2025800
17	1	1	1	1	1				A58	IC 74LS42	2026000
18	1	1	1	1	1				A37	IC 74LS51	2026200
19	1	1	1	1	1				A17	IC 74S74	2026400
20	8	8	7	8	8				A16,28,29,31,34,	IC 74LS74	2026600
									35,45,77		

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	K	L	E	G	H						
21	1	1	1	1	1				A21	IC 74LS86	2026800
22	1	1	1	1	1				A56	IC 74LS109	2027000
23	1	1			1				A27	IC 74LS139	2027200
24	4	4	3	4	4				A24,25,26,78	IC 74LS157	2027400
25	5	5	5	5	5				A57,70-73	IC 74LS163	2027600
26	1	1	1	1	1				A2	IC 74LS166	2027800
27	1	1	1	1	1				A30	IC 74LS173	2028000
28	2	2	2	2	2				A41,47	IC 74LS174	2028200
29	2	2	2	2	2				A68,69	IC 75LS253	2028400
30	1	1	1	1	1				A76	IC 74LS367	2028600
31	1	1	1	1	1				A51	IC 74LS373	2028800
32	1	1	1	1	1				A4	IC 74LS374	2029000
33	1	1	1	1	1				A59	IC 75188N	2029200
34	1	1	1	1	1				A60	IC 75189AN	2029400
35	1	1	0	0	1				A65	IC H11G3	2034200
36	1	1	1	1	1				A63	IC TIL117, 4N37	2029300
37	1	1	1	1	1				A3	IC 2316 ROM A3-2	2034600
38	1	1	1	1	1				A1	IC NE555	2030200
39	1	1	1	1	1				A13	IC DP8304	2030400
40	2	2	2	2	2				A52,53	IC AMD2111-4A	2030600
41	1	1	1	1	1				A48	IC 2502, AY-5-1013A	2030800

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	K	L	E	G	H						
42	1	1	1	1	1				A23	IC 5027,5037,TMS9927	2031000
43	1	1	1	1	1				A54	IC Microprocessor P8035	2031200
44	4	4	4	4	4				A6,8,10,12	IC TMS4045-25NL, 2114 300NS	2035800
45			(4)	(4)	(4)				A5,7,9,11	IC TMS 4045 Option-2nd page	
46			0	1	1				A49B	IC 8332A 32K ROM A49B	2032600
47			0	1	1				A49C	IC 8332A 32K ROM A49C	2032600
48			(1)	0	0				A49R	IC 2316 16K ROM A49R	2032200
49			(1)	0	0				A50R	IC 2316 16K ROM A50R	2032400
50	1	1								IC A49C1	2034000
51	1	1	1	1	1				S5	Dip Switch 7 Pos Top	2174200
52	1	1	(1)	1	1				S3	Dip Switch 10 Pos Top	2181000
53	2	2	2	2	2				S1,2	Dip Switch 10 Pos Side	2096800
54	2	2	(2)	2	2				P3,4	Connector RS232 R/A	2097800
55	4	4	4	4	4				XA5,7,9,11	Socket IC 18 Pin	2098400
56			1	1	1				XA49	Socket IC 24 Pin	2098401
57	3	3	1	1	1				XA50	Socket IC 24 Pin	2098401
58	3	3	2	2	2				XA23,54	Socket IC 40 Pin	2098402
59	1	1	0	0	1				XS4	Socket IC 14 Pin	2098403
60	1	1	1	1	1				X1	Cry 23.814 MHz Fundamental	2098600
61	1	1	1	1	1				P7	Plug 2 Pin	2098501
62	2	2	2	2	2				P2,5	Plug 5 Pin	2098706

NOTES:

PAGE 3 OF 5

TITLE

CONTROL BOARD, TVI-912/920 TERMINAL

DATE

2-1-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	K	L	E	G	H						
63	1	1	1	1	1				P1	Plug 26 Pin	2098701
64	2	2	2	2	2				R4,31	Res C/F 68 Ohm 5% 1/4W	2051100
65	1	1	1	1	1				R22	Res C/F 180 Ohm 5% 1/4W	2053300
66	2	2	2	2	2				R1,19	Res C/F 270 Ohm 5% 1/4W	2051300
67	3	3	4	4	4				R11,20,29,30	Res C/F 330 Ohm 5% 1/4W	2051500
68	1	1	1	1	1				R13	Res C/F 470 Ohm 5% 1/4W	2051700
69	2	2	3	3	3				R2,14,25	Res C/F 510 Ohm 5% 1/4W	2051900
70	2	2	1	1	1				R9	Res C/F 750 Ohm 5% 1/4W	2031700
71	6	6	6	6	6				R3,5,8,10,15,16	Res C/F 1K Ohm 5% 1/4W	2052100
72			1	0	0				R34	Res C/F 1K Ohm 5% 1/4W	2052100
73	2	2	0	0	2				R41,42	Res C/F 1K Ohm 5% 1/4W	2052100
74	1	1	1	1	1				R7	Res C/F 1.2K Ohm 5% 1/4W	2031900
75	1	1	1	1	1				R12	Res C/F 1.8K Ohm 5% 1/4W	2052300
76			1	1	1				R17	Res C/F 3.3K Ohm 5% 1/4W	2052700
77	2	2	3	3	0				R18,32,33	Res C/F 3.3K Ohm 5% 1/4W	2052700
78	1	1	1	1	1				R6	Res C/F 4.7K Ohm 5% 1/4W	2053100
79	5	5	0	0	5				R36-40	Res C/F 4.7K Ohm 5% 1/4W	2053100
80		1	0	0	1				R23	Res C/F 51K Ohm 5% 1/4W	2032300
81	1								R23		2032500
82			1	1	0				R23	Res C/F 1M Ohm 5% 1/4W	2031500
83	5	5	4	4	4				RP1,2,4,6	Res Pack 1K Ohm	2040500

NOTES:

PAGE 4 OF 5

TITLE

CONTROL BOARD, TVI-912/920 TERMINAL

DATE


2-1-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	K	L	E	G	H						
84	1	1	0	1	1				RP3	Res Pack 6.2K Ohm	2040700
85		1							R43	Res C/F 10K Ohm 5% 1/4W	2033300
86	2	2	2	2	2				Q1,2	TR 2N4401	2045500
87	3	3	3	3	3				D1,2,3	Diode 1N914	2047500
88		1								P6KE15A Diode	2047900

NOTES:






NOTES
 ALL RESISTORS ARE IN OHMS, 1/4W, 5%
 ALL CAPACITOR VALUES ARE IN μF
 ALL ICs ARE 74XX SERIES
 THIS DEVICE REQUIRES AN IC SOCKET
 PRE-PRODUCTION ONLY
 SPACE FOR SOCKET IS PROVIDED

TeleVideo, Inc.


REV	DATE	BY	CHKD	APP'D	DESCRIPTION
1					7VI-712B.C/920BC Control Board
2					E170001-G



TeleVideo, Inc.

REV	DATE	BY	CHKD
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31			
32			
33			
34			
35			
36			
37			
38			
39			
40			
41			
42			
43			
44			
45			
46			
47			
48			
49			
50			
51			
52			
53			
54			
55			
56			
57			
58			
59			
60			
61			
62			
63			
64			
65			
66			
67			
68			
69			
70			
71			
72			
73			
74			
75			
76			
77			
78			
79			
80			
81			
82			
83			
84			
85			
86			
87			
88			
89			
90			
91			
92			
93			
94			
95			
96			
97			
98			
99			
100			


E 70001-G



TeleVideo, Inc.

REVISED PER SHEET 6

E 7001-G		3-6	
----------	--	-----	--




TeleVideo, Inc.

REVISED PER SMT 6


REVISIONS		DATE		BY	
1	INITIAL				
2					
3					
4					
5					
6					
7					
8					
9					
10					

E 70001-6 -4-6





TeleVideo, Inc.

REV	DATE	BY	CHKD	APP'D
1				
E 7001-G -5-6				




Note


1.  shows sockets only are mounted at those locations. A5, A7, A9, A11 and S4.
2.  shows chips are mounted on socket at A3, A23, A49, A50 and A54.
3. For 2nd page memory option, add 2114 chips at A5, A7, A9 and A11.

13-72

TeleVideo, Inc.
3190 Coronado Dr., Santa Clara, CA 95051

TOLERANCES UNLESS OTHERWISE SPECIFIED	REVISIONS		ASSEMBLY DRAWING		
	NO.	DATE	BY	SCALE	MATERIAL
DECIMAL	1				TVI-912 B.C./920 B.C. CONTRL BOARD
FRACTIONAL	2				DRAWN BY: <i>A. Mylin</i>
ANGULAR	3			DATE: <i>11/17</i>	DRAWING NO. <i>70001-6</i>
	4			TRACED	
	5				






NOTES
 ALL RESISTORS ARE IN OHMS, 1/4W, 5%
 ALL CAPACITOR VALUES ARE IN UF
 ALL ICs ARE 74XXX SERIES
 THIS DEVICE REQUIRES AN IC SOCKET
 PRE-PRODUCTION ONLY
 SPACE FOR SOCKET IS PROVIDED

TeleVideo, Inc.

REVISIONS		DATE	BY	CHKD
1	REVISED	11/10/78	J.M.	J.M.
2	REVISED	11/10/78	J.M.	J.M.
3	REVISED	11/10/78	J.M.	J.M.
4	REVISED	11/10/78	J.M.	J.M.
5	REVISED	11/10/78	J.M.	J.M.
6	REVISED	11/10/78	J.M.	J.M.
7	REVISED	11/10/78	J.M.	J.M.
8	REVISED	11/10/78	J.M.	J.M.
9	REVISED	11/10/78	J.M.	J.M.
10	REVISED	11/10/78	J.M.	J.M.
11	REVISED	11/10/78	J.M.	J.M.
12	REVISED	11/10/78	J.M.	J.M.
13	REVISED	11/10/78	J.M.	J.M.
14	REVISED	11/10/78	J.M.	J.M.
15	REVISED	11/10/78	J.M.	J.M.
16	REVISED	11/10/78	J.M.	J.M.
17	REVISED	11/10/78	J.M.	J.M.
18	REVISED	11/10/78	J.M.	J.M.
19	REVISED	11/10/78	J.M.	J.M.
20	REVISED	11/10/78	J.M.	J.M.
21	REVISED	11/10/78	J.M.	J.M.
22	REVISED	11/10/78	J.M.	J.M.
23	REVISED	11/10/78	J.M.	J.M.
24	REVISED	11/10/78	J.M.	J.M.
25	REVISED	11/10/78	J.M.	J.M.
26	REVISED	11/10/78	J.M.	J.M.
27	REVISED	11/10/78	J.M.	J.M.
28	REVISED	11/10/78	J.M.	J.M.
29	REVISED	11/10/78	J.M.	J.M.
30	REVISED	11/10/78	J.M.	J.M.
31	REVISED	11/10/78	J.M.	J.M.
32	REVISED	11/10/78	J.M.	J.M.
33	REVISED	11/10/78	J.M.	J.M.
34	REVISED	11/10/78	J.M.	J.M.
35	REVISED	11/10/78	J.M.	J.M.
36	REVISED	11/10/78	J.M.	J.M.
37	REVISED	11/10/78	J.M.	J.M.
38	REVISED	11/10/78	J.M.	J.M.
39	REVISED	11/10/78	J.M.	J.M.
40	REVISED	11/10/78	J.M.	J.M.
41	REVISED	11/10/78	J.M.	J.M.
42	REVISED	11/10/78	J.M.	J.M.
43	REVISED	11/10/78	J.M.	J.M.
44	REVISED	11/10/78	J.M.	J.M.
45	REVISED	11/10/78	J.M.	J.M.
46	REVISED	11/10/78	J.M.	J.M.
47	REVISED	11/10/78	J.M.	J.M.
48	REVISED	11/10/78	J.M.	J.M.
49	REVISED	11/10/78	J.M.	J.M.
50	REVISED	11/10/78	J.M.	J.M.
51	REVISED	11/10/78	J.M.	J.M.
52	REVISED	11/10/78	J.M.	J.M.
53	REVISED	11/10/78	J.M.	J.M.
54	REVISED	11/10/78	J.M.	J.M.
55	REVISED	11/10/78	J.M.	J.M.
56	REVISED	11/10/78	J.M.	J.M.
57	REVISED	11/10/78	J.M.	J.M.
58	REVISED	11/10/78	J.M.	J.M.
59	REVISED	11/10/78	J.M.	J.M.
60	REVISED	11/10/78	J.M.	J.M.
61	REVISED	11/10/78	J.M.	J.M.
62	REVISED	11/10/78	J.M.	J.M.
63	REVISED	11/10/78	J.M.	J.M.
64	REVISED	11/10/78	J.M.	J.M.
65	REVISED	11/10/78	J.M.	J.M.
66	REVISED	11/10/78	J.M.	J.M.
67	REVISED	11/10/78	J.M.	J.M.
68	REVISED	11/10/78	J.M.	J.M.
69	REVISED	11/10/78	J.M.	J.M.
70	REVISED	11/10/78	J.M.	J.M.
71	REVISED	11/10/78	J.M.	J.M.
72	REVISED	11/10/78	J.M.	J.M.
73	REVISED	11/10/78	J.M.	J.M.
74	REVISED	11/10/78	J.M.	J.M.
75	REVISED	11/10/78	J.M.	J.M.
76	REVISED	11/10/78	J.M.	J.M.
77	REVISED	11/10/78	J.M.	J.M.
78	REVISED	11/10/78	J.M.	J.M.
79	REVISED	11/10/78	J.M.	J.M.
80	REVISED	11/10/78	J.M.	J.M.
81	REVISED	11/10/78	J.M.	J.M.
82	REVISED	11/10/78	J.M.	J.M.
83	REVISED	11/10/78	J.M.	J.M.
84	REVISED	11/10/78	J.M.	J.M.
85	REVISED	11/10/78	J.M.	J.M.
86	REVISED	11/10/78	J.M.	J.M.
87	REVISED	11/10/78	J.M.	J.M.
88	REVISED	11/10/78	J.M.	J.M.
89	REVISED	11/10/78	J.M.	J.M.
90	REVISED	11/10/78	J.M.	J.M.
91	REVISED	11/10/78	J.M.	J.M.
92	REVISED	11/10/78	J.M.	J.M.
93	REVISED	11/10/78	J.M.	J.M.
94	REVISED	11/10/78	J.M.	J.M.
95	REVISED	11/10/78	J.M.	J.M.
96	REVISED	11/10/78	J.M.	J.M.
97	REVISED	11/10/78	J.M.	J.M.
98	REVISED	11/10/78	J.M.	J.M.
99	REVISED	11/10/78	J.M.	J.M.
100	REVISED	11/10/78	J.M.	J.M.


TVI-912.B.C/920.B.C
 Control Board
 E 70001-M
 1-1-80



TeleVideo, Inc.

REV	DATE	BY	CHKD	DESCRIPTION
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25				
26				
27				
28				
29				
30				
31				
32				
33				
34				
35				
36				
37				
38				
39				
40				
41				
42				
43				
44				
45				
46				
47				
48				
49				
50				


E 70001-H



TeleVideo, Inc.

REVISED PER SHEET 6

TITLE: PART NO: REV: DATE:		DRAWN BY: CHECKED BY: APPROVED BY:	
E 7001-H		3-b	




A 7Z-1
(SHT 6)

TeleVideo, Inc.

REVISED PER SHT 6

REV	DATE	BY	DESCRIPTION
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			

E 70001-H



TeleVideo, Inc.


REV.	DATE	BY	CHKD.	APP.	DESCRIPTION
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					

E 70001-H - 5-6

29.814 MHz ÷ 2 ⇒ 11.907 MHz
 + 7.5 ⇒ 7.402 MHz

7.402 MHz + DC1
 +11 (2¹⁶-C₁₆)
 0010
 0011
 0100
 0101
 0110
 0111
 1000
 1001
 1010
 1011
 1100


A56-15 (SHT 4)



BAUD RATE GENERATION

TeleVideo, Inc.


REV	DATE	BY	CHK	APP	DESIGNER	DATE	BY	CHK	APP	TESTER	DATE	BY	CHK	APP
TITLE: 70001-H										SHEET NO: 1		TOTAL SHEETS: 6		



NOTES
 ALL RESISTORS ARE IN OHMS, 1/4W, 5%
 ALL CAPACITOR VALUES ARE IN μ F
 ALL IC'S ARE 74XXX SERIES
 THIS DEVICE REQUIRES AN IC SOCKET
 PRE-PRODUCTION ONLY
 SPACE FOR SOCKET IS PROVIDED

TeleVideo, Inc.


REVISIONS		DATE		BY	
1	REV. K	11/1/80
TVI-912 B.C./920 B.C. Control Board REV. K E1660001					



TeleVideo, Inc.

REV.	DESCRIPTION	DATE	BY	CHKD.
1	INITIAL			
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25				
26				
27				
28				
29				
30				
31				
32				
33				
34				
35				
36				
37				
38				
39				
40				
41				
42				
43				
44				
45				
46				
47				
48				
49				
50				
51				
52				
53				
54				
55				
56				
57				
58				
59				
60				
61				
62				
63				
64				
65				
66				
67				
68				
69				
70				
71				
72				
73				
74				
75				
76				
77				
78				
79				
80				
81				
82				
83				
84				
85				
86				
87				
88				
89				
90				
91				
92				
93				
94				
95				
96				
97				
98				
99				
100				


REV. K- E B60001



TeleVideo, Inc.

REVISED PER SHEET 6


DATE	DESIGNED BY	CHECKED BY	APPROVED BY
REV. K		E B6 00001	
		-3-b	



TeleVideo, Inc.

REVISED PER SHT 6

REV. K	E 860000	4-6
--------	----------	-----



TeleVideo, Inc.


REV. K	E18600001-5-6
--------	---------------

27.014 MHz + 2 = 11.907 MHz
 + 3.5 = 3.402 MHz

3.402 MHz + DC1
 +11(2¹⁶-C₁₆)
 0010
 0011
 0100
 0101
 0110
 0111
 1000
 1001
 1010
 1011
 1100

A56-15
 (SHT 4)


-SELLPT
 +SELLPT



BAUD RATE GENERATION


TeleVideo, Inc.

REV. K	E/E 60000/1-6-6
--------	-----------------




- NOTES
- 1 ALL RESISTORS ARE IN OHMS, 1/4W,CC
 - 2 ALL CAPACITOR VALUES ARE IN UF
 - 3 ALL IC'S ARE 74XXX SERIES
 - 4 THIS DEVICE REQUIRES AN IC SOCKET
 - 5 PRE-PRODUCTION ONLY
 - 6 SPACE FOR SOCKET IS PROVIDED

REV L1 E 2009300		B60001-001	
PCB SCHEMATIC		912/920	
CONTROL BOARD			
REV L1 E 2009300		1 of 6	




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED

APPLICATION	UNLESS OTHERWISE NOTED	DWN Sunny 5.14.81	
NEXT ASSY	USED ON	CHK ENGR	
DIMENSIONS ARE IN		ANG 2	TITLE
SCALE:		PLC 3	PCB SCHEMATIC 565
MATERIAL		PLC	912/920 CONT. BD.
FINISH			SIZE
			SHT 2
			DRAWING NO. 20093 00
			REV LI



DESIGNED BY
DEVELOPMENT NO.
RELEASED FOR REV. BY

B600001-001		REV L1 E 20093 00	
PCB SCHEMATIC		912/920 CONT. BD.	
REV L1 E 20093 00		-3-6	




B600001-001


PCB SCHEMATIC
912/920 CONT. BD.

REV L1 E 2009300


NO.	DESCRIPTION	QTY	UNIT	PRICE	TOTAL
1	A23 CRT5027	1	IC		
2	A55 LS04	10	IC		
3	A56 LS109	1	IC		
4	A57 LS163	1	IC		
5	A58 LS04	10	IC		
6	A59 LS04	10	IC		
7	A60 LS04	10	IC		
8	A61 LS04	10	IC		
9	A62 LS04	10	IC		
10	A63 LS04	10	IC		
11	A64 LS04	10	IC		
12	A65 LS04	10	IC		
13	A66 LS04	10	IC		
14	A67 LS04	10	IC		
15	A68 LS04	10	IC		
16	A69 LS04	10	IC		
17	A70 LS04	10	IC		
18	A71 LS04	10	IC		
19	A72 LS04	10	IC		
20	A73 LS04	10	IC		
21	A74 LS04	10	IC		
22	A75 LS04	10	IC		
23	A76 LS04	10	IC		
24	A77 LS04	10	IC		
25	A78 LS04	10	IC		
26	A79 LS04	10	IC		
27	A80 LS04	10	IC		
28	A81 LS04	10	IC		
29	A82 LS04	10	IC		
30	A83 LS04	10	IC		
31	A84 LS04	10	IC		
32	A85 LS04	10	IC		
33	A86 LS04	10	IC		
34	A87 LS04	10	IC		
35	A88 LS04	10	IC		
36	A89 LS04	10	IC		
37	A90 LS04	10	IC		
38	A91 LS04	10	IC		
39	A92 LS04	10	IC		
40	A93 LS04	10	IC		
41	A94 LS04	10	IC		
42	A95 LS04	10	IC		
43	A96 LS04	10	IC		
44	A97 LS04	10	IC		
45	A98 LS04	10	IC		
46	A99 LS04	10	IC		
47	A100 LS04	10	IC		




B600001-001	
PCB SCHEMATIC	91Z/920 CONT. BD.
REV L1	E 2009300
DATE: 10/1/78	
DRAWN: J. H. H. / J. H. H.	
CHECKED: J. H. H. / J. H. H.	
APPROVED: J. H. H. / J. H. H.	



B60000-001	
PCB SCHEMATIC	
912/920 CONT. BD.	
REV L 1	E 2009300





ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL									REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	K	L	E	G	H							
1	1	1	1	1	1					C2	Cap DIP Mica 10pf 100D03	2024100
2	3	3	3	3	3					C3,6,7	Cap R/L 22uf 15V	2025700
3	1	1	1	1	1					C1	Cap R/L 1uf 15V	2027901
4	47	47	47	47	47					unmarked	Cap C/D .01uf 20% 16V	2028700
5	1	4	1	1	1					C10	Cap C/D .01uf 10% 50V Y5P	2028900
6	2	2	0	0	2					C11,12	Cap C/D 330pf 50V 20%	2029100
7	1	1	1	1	1					A42	IC 74S00	2024000
8	5	5	5	5	5					A18,20,40,61.74	IC 74LS00	2024200
9	1	1	1	1	1					A15	IC 74LS03	2024400
10	1	1	1	1	1					A55	IC 74S04	2024600
11	5	5	5	5	5					A36,38,44,62,67	IC 74LS04	2024800
12	1	1	1	1	1					A14	IC 74LS05	2025000
13	2	2	2	2	2					A32,43	IC 74LS08	2025200
14	2	2	2	2	2					A33,46	IC 74LS10	2025400
15	1	1	1	1	1					A19	IC 74LS20	2025600
16	3	3	3	3	3					A22,39,66	IC 74LS32	2025800
17	1	1	1	1	1					A58	IC 74LS42	2026000
18	1	1	1	1	1					A37	IC 74LS51	2026200
19	1	1	1	1	1					A17	IC 74S74	2026400
20	8	8	7	8	8					A16,28,29,31,34,	IC 74LS74	2026600
										35,45,77		

NOTES:

PAGE 1 OF 5

TITLE
CONTROL BOARD, TVI-912/920 TERMINAL

DATE
02-01-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL									REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	K	L	E	G	H							
21	1	1	1	1	1					A21	IC 74LS86	2026800
22	1	1	1	1	1					A56	IC 74LS109	2027000
23	1	1			1					A27	IC 74LS139	2027200
24	4	4	3	4	4					A24,25,26,78	IC 74LS157	2027400
25	5	5	5	5	5					A57,70-73	IC 74LS163	2027600
26	1	1	1	1	1					A2	IC 74LS166	2027800
27	1	1	1	1	1					A30	IC 74LS173	2028000
28	2	2	2	2	2					A41,47	IC 74LS174	2028200
29	2	2	2	2	2					A68,69	IC 75LS253	2028400
30	1	1	1	1	1					A76	IC 74LS367	2028600
31	1	1	1	1	1					A51	IC 74LS373	2028800
32	1	1	1	1	1					A4	IC 74LS374	2029000
33	1	1	1	1	1					A59	IC 75188N	2029200
34	1	1	1	1	1					A60	IC 75189AN	2029400
35	1	1	0	0	1					A65	IC H11G3	2034200
36	1	1	1	1	1					A63	IC TIL117, 4N37	2029300
37	1	1	1	1	1					A3	IC 2316 ROM A3-2	2034600
38	1	1	1	1	1					A1	IC NE555	2030200
39	1	1	1	1	1					A13	IC DP8304	2030400
40	2	2	2	2	2					A52,53	IC AMD2111-4A	2030600
41	1	1	1	1	1					A48	IC 2502, AY-5-1013A	2030800

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	K	L	E	G	H						
42	1	1	1	1	1				A23	IC 5027,5037,TMS9927	2031000
43	1	1	1	1	1				A54	IC Microprocessor P8035	2031200
44	4	4	4	4	4				A6,8,10,12	IC TMS4045-25NL, 2114 300NS	2035800
45			(4)	(4)	(4)				A5,7,9,11	IC TMS 4045 Option-2nd page	
46			0	1	1				A49B	IC 8332A 32K ROM A49B	2032600
47			0	1	1				A49C	IC 8332A 32K ROM A49C	2032600
48			(1)	0	0				A49R	IC 2316 16K ROM A49R	2032200
49			(1)	0	0				A50R	IC 2316 16K ROM A50R	2032400
50	1	1								IC A49C1	2034000
51	1	1	1	1	1				S5	Dip Switch 7 Pos Top	2174200
52	1	1	(1)	1	1				S3	Dip Switch 10 Pos Top	2181000
53	2	2	2	2	2				S1,2	Dip Switch 10 Pos Side	2096800
54	2	2	(2)	2	2				P3,4	Connector RS232 R/A	2097800
55	4	4	4	4	4				XA5,7,9,11	Socket IC 18 Pin	2098400
56			1	1	1				XA49	Socket IC 24 Pin	2098401
57	3	3	1	1	1				XA50	Socket IC 24 Pin	2098401
58	3	3	2	2	2				XA23,54	Socket IC 40 Pin	2098402
59	1	1	0	0	1				XS4	Socket IC 14 Pin	2098403
60	1	1	1	1	1				X1	Cry 23.814 MHz Fundamental	2098600
61	1	1	1	1	1				P7	Plug 2 Pin	2098501
62	2	2	2	2	2				P2,5	Plug 5 Pin	2098706

NOTES:

PAGE 3 OF 5

TITLE

CONTROL BOARD, TVI-912/920 TERMINAL

DATE

2-1-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	K	L	E	G	H						
63	1	1	1	1	1				P1	Plug 26 Pin	2098701
64	2	2	2	2	2				R4,31	Res C/F 68 Ohm 5% 1/4W	2051100
65	1	1	1	1	1				R22	Res C/F 180 Ohm 5% 1/4W	2053300
66	2	2	2	2	2				R1,19	Res C/F 270 Ohm 5% 1/4W	2051300
67	3	3	4	4	4				R11,20,29,30	Res C/F 330 Ohm 5% 1/4W	2051500
68	1	1	1	1	1				R13	Res C/F 470 Ohm 5% 1/4W	2051700
69	2	2	3	3	3				R2,14,25	Res C/F 510 Ohm 5% 1/4W	2051900
70	2	2	1	1	1				R9	Res C/F 750 Ohm 5% 1/4W	2031700
71	6	6	6	6	6				R3,5,8,10,15,16	Res C/F 1K Ohm 5% 1/4W	2052100
72			1	0	0				R34	Res C/F 1K Ohm 5% 1/4W	2052100
73	2	2	0	0	2				R41,42	Res C/F 1K Ohm 5% 1/4W	2052100
74	1	1	1	1	1				R7	Res C/F 1.2K Ohm 5% 1/4W	2031900
75	1	1	1	1	1				R12	Res C/F 1.8K Ohm 5% 1/4W	2052300
76			1	1	1				R17	Res C/F 3.3K Ohm 5% 1/4W	2052700
77	2	2	3	3	0				R18,32,33	Res C/F 3.3K Ohm 5% 1/4W	2052700
78	1	1	1	1	1				R6	Res C/F 4.7K Ohm 5% 1/4W	2053100
79	5	5	0	0	5				R36-40	Res C/F 4.7K Ohm 5% 1/4W	2053100
80		1	0	0	1				R23	Res C/F 51K Ohm 5% 1/4W	2032300
81	1								R23		2032500
82			1	1	0				R23	Res C/F 1M Ohm 5% 1/4W	2031500
83	5	5	4	4	4				RP1,2,4,6	Res Pack 1K Ohm	2040500

NOTES:

PAGE 4 OF 5

TITLE

CONTROL BOARD, TVI-912/920 TERMINAL

DATE

2-1-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	K	L	E	G	H						
84	1	1	0	1	1				RP3	Res Pack 6.2K Ohm	2040700
85		1							R43	Res C/F 10K Ohm 5% 1/4W	2033300
86	2	2	2	2	2				Q1,2	TR 2N4401	2045500
87	3	3	3	3	3				D1,2,3	Diode 1N914	2047500
88		1								P6KE15A Diode	2047900

NOTES:



MODEL 910
THEORY OF OPERATION

Section

- 4.1 _____ Overview
- 4.2 _____ Operating Clocks
- 4.3 _____ Address Decoding
- 4.4 _____ Terminal Memory
- 4.5 _____ Display Fundamentals
- 4.6 _____ Interrupt Signals
- 4.7 _____ Video Generation



MODEL 910 THEORY OF OPERATION

4.1

OVERVIEW

The Model 910 terminal is a microprocessor-based product which employs a maximum of standard large-scale integration (LSI) circuits. This design approach helps simplify the printed circuit board and provides for a large degree of maintainability. Because the terminal is microprocessor based, with all communications and keyboard functions firmware controlled, the terminal's operation is quite easy to modify.

The microprocessor is, after initialization, totally interrupt driven, i.e., the microprocessor is normally idling unless it receives an interrupt, which is an input to the microprocessor indicating that data is available which must be processed. This operation is described in Section 4.6.

4.2

VIDEO CLOCK

The most basic block in the circuit is the video (or dot) clock. The frequency of the video clock is 13.608 megaHertz, produced by a crystal-controlled oscillator formed by part of Chip A22, the crystal Y2, and several other passive components (see Sheet 3 of the schematic).

This clock is used to shift video information out of a shift register (see Section 4.7) and is divided down to create the system clock.

System Clock - The system clock is created by dividing the video clock by eight to derive a system clock frequency of 1.701 mega Hertz. This function is performed by a presettable four-bit binary counter (A15, sheet 3) as follows: When the counter reaches its terminal count 15 or F₁₆, the next positive

transition of the video clock loads a count of eight into the counter. This happens every eight counts of the video clock. The QC output of the counter is high for four counts and low for four counts, and is used to provide a symmetrical clock for the microprocessor system.

Keyboard Clock - The keyboard controller (A1, Sheet 5) has a self-contained oscillator which provides a clock for scanning the keyboard matrix. The frequency is controlled by C53 and R26, which are selected to produce a frequency of approximately 80 kiloHertz.

Baud Rate Clock - The communications baud rate clock is internal to the asynchronous communications interface adapter (ACIA) chip (A19, Sheet 4). Using a 1.8432 megaHertz crystal, the ACIA

(under firmware control) provides all of the 15 baud rates possible for the Model 910.

4.3

ADDRESS DECODING

The 6502A microprocessor is capable of addressing 65,536 bytes of memory. The Model 910 uses only a fraction of this capability, allowing a rather simple decode. The entire range of the 6502 is divided into four sections of 16,384 bytes each. The lowest section is reserved for system RAM, of which only 1024 bytes are used. The next highest section contains display RAM, of which only 2048 bytes are used. The second highest section is used for input/output parts, of which only 14 are used; the highest section contains system ROM, which is 4096 bytes (expandable to 8192 bytes).

Dividing the address range into four sections is accomplished using a 1 of 4 decoded (A17, Sheet 1) connected to address lines A14 and A15.

4.4

TERMINAL MEMORY

System ROM - System ROM consists of a single 4096-byte ROM (A45, Sheet 1). This chip is selected when the microprocessor is addressing within the range of C000 - FFFF. Since there is no other memory located in this range, it "looks like" F000-FFFF, which is the upper-most 4096 bytes of the address space.

It is possible, by moving a jumper and using a larger chip, to increase the system ROM to 8192 bytes.

System RAM - System RAM consists of 1024 bytes (A50 and A51, Sheet 1) of static RAM. These chips are selected when the microprocessor is addressing within the range of 0000 - 3FFF.

Again, since there is no other memory within this range, system RAM has an effective address range of 0000 - 03FF.

4.5

DISPLAY FUNDAMENTALS

The circuitry required to display data on the CRT other than the video circuitry (covered in 4.7) is divided into three sections:

- o Display memory
- o Character generation
- o CRT Controller (CRTC)

The display memory consists of 2048 bytes of high-speed static RAM, which is 128 bytes more than required to store one screen (24 rows of 80 characters) or 1920 characters. These chips (A30, A31, A36, and A37, Sheet 2) are accessed by two sources: the microprocessor and the CRTC.

The CRTC causes a "read" of a location within the display RAM once during each cycle of the system clock, cycling completely through the memory ten times each frame (60 frames per second). This operation is called "screen refresh".

The data stored in the display RAM is changed or updated by the microprocessor as necessary due to keypresses or receipt of data from the computer. To allow for addressing the display RAM from two sources without effects on the screen, the address outputs from the microprocessor and the CRTC are connected to the display RAM through multiplexers (A25, A32, and A38, Sheet 2) which connect the CRTC's address lines during the first half of the system clock and the microprocessor address lines during the second half of the system clock.

When the CRTC addresses a location display RAM, the contents of the location being addressed are latched by a byte-wide latch (A43, Sheet 3). The output of this latch connects to the address line of a character generator ROM (A48, Sheet 3) which contains data necessary to form characters on the screen. The data from the character-generator ROM is loaded into a shift register (A49, Sheet 3) and shifted out, one bit at a time, by the dot clock for use by the video circuitry.

4.6

INTERRUPT SIGNALS

As mentioned in the Overview section, the microprocessor is entirely interrupt driven in the Model 910. An interrupt is merely an input to the microprocessor which tells it to complete its present operation and then go to another location in the program. The microprocessor will respond to an interrupt within eight system clock period (or 4.7 microseconds).

There are two types of interrupts to the 6502:

- o Maskable (IRQ)
- o Nonmaskable (NMI)

The maskable interrupt can be disabled by the program, while the nonmaskable interrupt cannot. Therefore the nonmaskable interrupt has priority over the maskable interrupt.

In the Model 910, NMI is used for an interrupt from the keyboard encoder (A1, Sheet 5). When a key is pressed, the keyboard encoder senses it, times a delay for debounce, and pre-

sents data on its data outputs. When this data is ready, the data ready output (A1, pin 1G) is pulsed, setting a flip-flop (A7, Sheet 4) causing an NMI. During the NMI, routine data from the keyboard encodes is read and the flip-flop is reset.

IRQ is also used and is caused by two sources: the ACIA (A19, Sheet 4) and the vertical sync from the CRTC which occurs 60 times per second (if set for 60 Hertz operation). The interrupt from the ACIA indicates there are data to be sent to or received from the computer. The interrupt from the CRTC is used to time intervals used for repeat key, blinking, bell, etc. The IRQ from the ACIA is produced by its IRQ output. Vertical sync from the CRTC sets a flip-flop (A40, Sheet 4) which causes an IRQ. During the IRQ routine, the ACIA is checked to see if it has caused the interrupt. If so, the ACIA is serviced and data sent or received, after which the processor returns to where it was prior to the interrupt. If not, then the CRTC must have caused the interrupt.

4.7

VIDEO GENERATOR

Control signals for the CRT monitor are generated by the CRTC, the attribute latch, and the output of the shift register mentioned in 4.5.

The CRTC generates the horizontal sync pulse and vertical sync pulse which define the horizontal and vertical dimensions of the display.

Through an amplifier in the monitor, the video output controls the electron beam in the CRT (turns it on and off). This is created by the stream of bits coming out of the shift register which combine with the attributes, cursor, and display enable, outputs from the CRTC, and the black on white/white on black control. This circuitry is shown in the top half of Sheet 4 of the schematic.





Figure 4-1

Model 910/910 PLUS MEMORY MAP

LOCATION		DATA								
FFFF	SYS. ROM	PROGRAM INSTRUCTIONS								
F000										
EFFF										
C000										
BFFF	SPARE									
9004										
READ 9003										
READ 9002										
READ 9001	DIPSWITCH PORT #1	D7	D6	D5	D4	D3	D2	D1	D0	
WRITE 9000	CONTROL LATCH	N/U	N/U	N/U	N/U	N/U	N/U	N/U	N/U	
8FFF	KEYBOARD PORT #2	STOP BIT.S	EVEN/ODD PARITY	NO PARITY	WORD LENGTH	BAUD RATE BIT 3	BAUD RATE BIT 2	BAUD RATE BIT 1	BAUD RATE BIT 0	
8080		HALF FULL DUPLEX	CURSOR MODE	CURSOR MODE	50/60 HZ	EMULATION	EMULATION	TERM CHAR	TERM CHAR	
READ 8070		KEYBOARD PORT #1	N/U	N/U	N/U	UNDER-LINE CURSOR	60 HZ / 50 HZ	EXTENSION MODE	BLINK CLOCK	BELL ON/OFF
READ 8060		RESET NMI F-F	FUNC KEY	ALPHA LOCK	N/U	N/U	N/U	N/U	PRINTER DTR	STROBE
WRITE 8050	RESET 60HZ IRQ	ASCII DATA								
WRITE 8040	CONTROL REGISTER	NO DATA (DON'T CARE, USE 'STA' CMD.)								
READ/WRITE 8033	COMMAND REGISTER	NO DATA (DON'T CARE, USE 'STA' CMD.)								
8032	WRITE PROGRAMMED RESET	DATA, PROGRAM								
8031	READ STATUS REG	DATA, PROGRAM								
8030	TRANSMIT DATA	DATA, PROGRAM								
8021	RECEIVER DATA	DATA, PROGRAM								
8020	READ OR WRITE RO→R31	ENGLISH=00 FRENCH=02								
8020	READ STATUS OR WRITE TO ADD REG	GERMAN=01 SPANISH=03								
8010	READ CHARACTER SET									
8000	SPARE									
7FFF	DISPLAY RAM									
4800										
47FF										
4000		DISPLAY RAM	UPDATE OR REFRESH DATA							
3FFF	SYS. RAM									
0400										
03FF										
0000		SYS. RAM	PROGRAM DATA							


Table 4-1

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		ENGINEER RELEASE		
B		ECO 80.116		




APPLICATION	UNLESS OTHERWISE NOTED	OWN	CHK	ENGR	APPD	DATE	TITLE
NEXT ASSY	USED ON						
DIMENSIONS ARE IN		ANG 12		PLC 3		PLC	
SCALE		MATERIAL		FINISH			


TeleVideo, Inc. 571
 910 CONTROL BD
 SIZE 8 1/2 x 11
 SHEET 1 OF 3
 DRAWING NO. 2014300




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B1		SEE SHT 1		
		CURSOR		SH3
		RA0		SH3
		RA1		SH3
		RA2		SH3
		RA3		SH3
		DISPEN		SH3
		HORIZ SYNC		SH3
		VERT SYNC		SH4



APPLICATION	UNLESS OTHERWISE NOTED	OWN	DATE	8600011-00
NEXT ASSY	USED ON	CHK	DATE	2014300
DIMENSIONS ARE IN		ENGR	DATE	
ANG 3 PLC 3 PLC		APPD	DATE	
SCALE NONE		APPD	DATE	
MATERIAL		FINISH	DATE	
TITLE		PCB SCHEMATIC		
CONT ED 310		DRAWING NO		2014300
DATE		REV		B1



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	B1	SEE SHT 1		




APPLICATION	UNLESS OTHERWISE NOTED	CHK	APPD	TITLE PCB SCHEMATIC CONT BD 910
NEXT ASSY	USED ON	ANG 2	PLC 3	
		SCALE	MATERIAL	DRAWING NO. 2014300
		FINISH		

B600011-00


TeleVideo, Inc.

REV 3

REV B1




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B		SEE SHT 1		




APPLICATION	UNLESS OTHERWISE NOTED	DWN	4.9.81	TeleVideo, Inc. 574	
NEXT ASSY	USED ON	CHK	4.2.81	TITLE	
DIMENSIONS ARE IN		ENGR	9.21.81	PCB SCHEMATIC	
ANG 3 PL3 PL4		APPD	5/15/81	CONT BD 910	
SCALE		APPD		DRAWING NO	
MATERIAL		FINISH		REV	
				2. 4300	

2014300

A



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	BI	SEE SHT 1		





SH1 CHAR SET SEL RD 8X1X
 SH1 DIPSWITCH PORT #2 9XX2
 SH1 DIPSWITCH PORT #1 9XX1
 SH1 KYBD PORT #1 8X6X
 SH1 KYBD PORT #2 8X7X

SH4 DTR
 P1-5 FUNC KEY
 P1-3 ALPHA LOCK KEY

SH3 BIT0
 SH3 BIT1


NOTE:
 P6 IS A 14-OR 16-PIN DIP SOCKET FOR OPTION BOARD CONNECTION. * PINS 0 & 15 ARE PINS 1 & 16 IF A 16-PIN SOCKET IS INSTALLED FOR P6.




APPLICATION		UNLESS OTHERWISE NOTED	OWN	DATE
NEXT ASSY	USED ON	DIMENSIONS ARE IN	CHK	
		ANG 2 PLC 3 PLC	ENGR	
		SCALE	APPD	
		MATERIAL	FINISH	

360011-00
 TeleVideo, Inc. 575
 TITLE: PCB SCHEMATIC CONT BD 910
 SIZE: 5 OF 5 DRAWING NO: 2014300 REV: BI

2014300




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		PROD RELEASE		
B		PROD RELEASE PER ECO 82,116		
B1		PROD RELEASE PER ECO 123,162,165,204,212		
B2		REISSUED ECO 281		
B3		REISSUED ECO 302		
B4		REISSUED ECO 363	7/23/82	




B600011-003

QTY	REQD	FRCH	PART OR IDENTIFYING NO	NOMENCLATURE OR DESCRIPTION	MATERIAL SPECIFICATION
PARTS LIST					
APPLICATION	UNLESS OTHERWISE NOTED	DWN			
NEXT ASSY	USED ON	CHK			
		ANG	TITLE: PCB SCHEMATIC CONTROL BD 910 PLUS		
		SCALE:	SIZE: D SHEET: 1 of 5 DRAWING NO: 2014302 REV: B4		




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
F4	CLE	SHT 1		
		CURSOR	SH3	
		RA0	SH3	
		RA1	SH3	
		RA2	SH3	
		RA3	SH3	
		DISPEN	SH3	
		HORIZ SYNC	SH3	
		VERT SYNC	SH4	




* - OPTIONAL CHIP

APPLICATION	UNLESS OTHERWISE NOTED	DWN	8600011-003
NEXT ASSY	USED ON	CHK	577
DIMENSIONS ARE IN		TITLE	
ANG	2	PLC	3
SCALE	NONE	APPD	5/15/84
MATERIAL		FINISH	
SIZE	SHT 2	DRAWING NO	2014302
	OF 5	REV	84



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B4		SEE SHT 1		




APPLICATION	UNLESS OTHERWISE NOTED	OWN	CHK	ENGR	DATE
NEXT ASSY	USED ON				
	DIMENSIONS ARE IN				
	SCALE				
	MATERIAL				


TeleVideo, Inc. 577	
TITLE	
PCB SCHEMATIC	
CONTROL BD 910 PLUS	
SIZE	DRAWING NO
OF	2014 302
REV	BF

2014 302

A




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
B4		SEE SHT 1		




APPLICATION	UNLESS OTHERWISE NOTED	CHK	DATE
NEXT ASSY	USED ON	CHK	DATE
DIMENSIONS ARE IN		ENGR	DATE
ANG 2 PLC 3 PLC		APPD	DATE
SCALE: 1/16"		APPD	DATE
MATERIAL		FINISH	

660011-003
TeleVideo, Inc. 579
 TITLE: PCB SCHEMATIC CONTROL BD 910 PLUS
 SIZE: 11x17
 DRAWING NO: 2214302
 REV: 4 of 3
 B4



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
E4		SEE CH1		






SH1 CHAR SET SEL RD 8X1X
 SH1 DIPSWITCH PORT #2 9XX2
 SH1 DIPSWITCH PORT #1 9XX1
 SH1 KYBD PORT #1 9XXY
 SH1 KYBD PORT #2 817X

SH3 BIT 0
 SH3 BIT 1

DATA RDY SH4

D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0
 SH1,2,4


NOTE:
 P6 IS A 14-OR 16-PIN DIP SOCKET FOR OPTION BOARD CONNECTION. * PINS 0 & 15 ARE PINS 1 & 16 IF A 16-PIN SOCKET IS INSTALLED FOR P6.



BOW/WOE SH4


APPLICATION	UNLESS OTHERWISE NOTED	OWN	DATE
NEXT ASSY	USED ON	2014302	2014302
DIMENSIONS ARE IN	CM		
ANG 2 PLC 3 PLC	CMR		
SCALE	APPD		
MATERIAL	FINISH		

2014302-003
 TeleVideo, Inc. 579A
 PCB SCHEMATIC
 CONTROL BD A10 PLUS
 SIZE 5
 SHEET 5 OF 5
 DRAWING NO 2014302
 REV B4



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		PROD REL PER ECO 249		
A2		PROD REL PER ECO 0379		
A3		PROD REL PER ECO 0400		
A4		PROD REL PER ECO 0516,0521,0529		
A5		REVISED PER ECO 2001		

NOTES UNLESS OTHERWISE SPECIFIED:
 1. ALL RESISTORS ARE VALUED IN OHMS ±5% AND ARE 1/4 WATT.
 2. ALL CAPACITOR ARE VALUED IN MICROFARADS ±10% AND ARE 50 VDC.
 3. DRAWINGS CONFORM WITH TELEVIDEO SPEC. NO S000000-001.
 4. THIS SCHEMATIC ALSO USED FOR CONTROL BD 910 + G/A.




APPLICATION	UNLESS OTHERWISE NOTED	DWN H. Hwf 1-11-82		TITLE
NEXT ASSY	DIMENSIONS ARE IN	CHK		PCB SCHEMATIC
2014405	ANG 2 PLC 3 PLC	ENGR		CONT BD 910 G/A
	SCALE: NONE	APPD		
	MATERIAL	FINISH		


B600011-002

PCB SCHEMATIC
CONT BD 910 G/A



SIZE 1 5
DRAWING NO. 2014301
REV A5

A5 2014301






REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A6		SEE SHT 1		




APPLICATION		UNLESS OTHERWISE NOTED		DWN H. Hvac 1-4-82			
NEXT ASSY	USED ON	DIMENSIONS ARE IN		CHK	ENGR	TITLE	
2014405		ANG 2	PLC 3	PLC		PCB SCHEMATIC	
		SCALE: NONE		APPD	APPD	CONT BD 910 G/A	
		MATERIAL		APPD	APPD	SCALE: NONE	
		FINISH				DRAWING NO. 2014301	
		SIZE				REV A5	




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A5		SEE SHT 1		



APPLICATION	UNLESS OTHERWISE NOTED	DWN H Hwr 1-4-82	
NEXT ASSY	USED ON	CHK <i>Allen 7/1/82</i>	
2014405		ANG 2 PLC 3 PLC	TITLE
		SCALE: NONE	PCB SCHEMATIC
			CONT BD 910 G/A
			SIZE
			DRAWING NO.
			2014301
			REV
			A5




REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A	1	SEE SHT 1		



APPLICATION		UNLESS OTHERWISE NOTED		DWN H. H. 1-6-82		TeleVideo, Inc. S 84	
NEXT ASSY	USED ON	DIMENSIONS ARE IN		CHK	ENG	TITLE	
2014#05		ANG	2	PLC	3	PLC	PCB SCHEMATIC
		SCALE: NONE		APPD	APPD	CONT BD 910 G/A	
		MATERIAL		FINISH		SIZE	
						D SHT 5 OF 5	
				DRAWING NO		REV	
				2014 301		A5	

B600011-002

2014301



ITEM 54


73

72
2 REQ'D


4


7L
3 REQ'D

6



58





ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
1											
2	1								A40	IC 74S74	2026400
3	1								A4	IC NE 555	2030200
4	1								A39	IC 6502A Micro	2049600
5	1								A17	IC 74LS139	2027200
6	1								A16	IC 74LS138	2041000
7	1								A45	IC EP 32K 350ns Sys Prg 910	8000020
8	1								A48	IC ROM 32K 450ns Char Gen 910	8000016
9	1								A44	IC 74LS245	2036200
10	2								A50,51	IC 2114ICB RAM	2035800
11	1								A24	IC 6116 RAM 150ns	2049200
12	1								A43	IC 74LS374	2029000
13	1								A49	IC 74LS166	2027800
14	1								A1	IC Encoder Kybd 910	2051800
15	5								A3,5,8,11,52	IC 74LS367	2028600
16	1								A7	IC 74LS74 (TI,SIG)	2026600
17	1								A5	IC 75189AN	2029400
18	1								A10	IC 75188N	2029200
19	1								A19	IC SY6551A-1 2MHz (SYN,AMI)	2053000
20	2								A18,41	IC 74LS174	2028200

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL									REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B											
21	3									A9,13,34	IC 74LS00	2024200
22	2									A21,46	IC 74LS08	2025200
23	3									A29,33,35	IC 74LS32	2025800
24	1									A28	IC 74LS10	2025400
25	1									A47	IC 74LS02	2041600
26	1									A14	IC 74LS86	2026800
27	1									A23	IC 74LS04	2024800
28	1									A22	IC 74S04	2024600
29	1									A12	IC 7406	2034800
30	1									A15	IC 74LS163	2027600
31	1									A26	IC 68B045 CRT Contr/ROM 2MHz	2052600
32	3									A25,32,38	IC 74LS157	2027400
33	1									A42	IC 74S174	2044600
34	1									R13	Res CF 3.3K .25W 5%	2052700
35	4									R9,10,11,22	Res CF 4.7K .25W 5%	2053100
36	1									R14	Res CF 47K .25W 5%	2033700
37	1									R12	Res CF 1M .25W 5%	2031500
38	1									R25	Res CF 100K .25W 5%	2032100
39	1									R3	Res CF 270 .25W 5%	2051300
40	2									R4,24	Res CF 750 .25W 5%	2031700

NOTES:

PAGE 2 OF 4

TITLE PCB ASSY CONTROL BOARD 910

DATE 1-14-83

 TeleVideo Systems, Inc.

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
41	8								R1,5,7,8,15,21, 26,27	Res CF 1K .25W 5%	2052100
42											
43	1								R2	Res CF 22 .25W 5%	2033500
44	2								R6,16	Res CF 66 .25W 5%	2051100
45	3								R19,20,23	Res CF 330 .25W 5%	2051500
46	1								R18	Res CF 470 .25W 5%	2051700
47	1								R17	Res CF 1.8K .25W 5%	2052300
48	3								RP2,3,4	Res Pk 1K 10P SIP	2040500
49	1								RP1	Res Pk 4.7K 10P SIP	2041300
50	1								C30	Cap Mica 10pf	2024100
51	3								C3,20,37	Cap Elect 22uf 15V	2025700
52	1								C14	Cap Elect 10uf 16V 20%	2027300
53	3								C22,23,28	Cap Cer .01uf	2028700
54	1									Cap Tant 10uf 25V 10%	2027100
55	1								C35	Cap Mica 20pf	2024300
56	1								C32	Cap Mono .039uf 50V 10%	2030300
57	4								C2,11,13,19	Cap Tant 4.7uf 16V 10%	2027500
58	4								C5-8	Cap Cer 330pf 50V 20%	2029100
59	19								Unmarked	Cap Cer .1uf 50V 10%	2030100
60	2								CR1,3	Diode IN914	2047500

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	B										
61											
62	2							Q1,2	Tran 2N4401 NPN/Silicon	2045500	
63											
64											
65	1							Y2	Cry 13.608 MHz	2098605	
66	1							Y1	Cry 1.8432 MHz	2098602	
67											
68											
69	2							S1,2	SW 10 Pos DIP/20P Sid Adj	2096800	
70											
71	3							X(A2),45,48,24	Socket IC DIP 24P	2098401	
72	3							XA1,26,39	Socket IC DIP 40P	2098402	
73	1							XA19	Socket IC DIP 28P	2098404	
74											
75	2							P3,4	Conn 25P PCB D-Sub Fem	2097800	
76	1							P1	Plug 26P RT 3	2098701	
77	2							P2,5	Plug 5P STR Waf	2098802	
78	1							P7	Plug 2P STR Waf	2098800	
79											
80											

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A										
1											
2											
3											
4											
5	1							A4	IC NE 555	2030200	
6	1							A27	IC 6502A Micro	2049600	
7	1							A30	IC 74LS139	2027200	
8	1							A37	IC 74LS138	2041000	
9	1							A38	IC EP 32K 350ns Sys Prg 910	8000020	
10	1							A17	IC ROM 450ns Char Gen 910	8000016	
11	1							A14	IC 74LS245	2036200	
12	2							A31,32	IC 2114 ICB RAM	2035800	
13	1							A13	IC 6116 RAM 150ns	2049200	
14	1							A12	IC 74LS374	2029000	
15	1							A18	IC 74LS166	2027800	
16	1							A1	IC Encoder Kybd 910	2051800	
17	5							A3,5,6,8,33	IC 74LS367	2028600	
18	2							A16,36	IC 74LS74	2026600	
19	1							A10	IC 75189AN	2029400	
20	1							A9	IC 75188N	2029200	
21	1							A15	IC SY6551A-1 UART 2MHz	2053000	

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A										
22	1							A11	IC 74LS174	2028200	
23	1							A29	IC 74LS00	2024200	
24	1							A28	IC 74LS08	2025200	
25	1							A34	IC 74LS32	2025800	
26	1							A22	IC G/A 910/925	2057400	
27	1							A24	IC 74LS02	2041600	
28	1							A35	IC 74LS04	2024800	
29	1							A21	IC 74S04	2024600	
30	1							A7	IC 7406	2034800	
31	1							A25	IC 74LS163	2027600	
32	1							A20	IC CRT Cont SY6545A-1	2052800	
33	3							A19,23,26	IC 74LS157	2027400	
34											
35											
36											
37											
38	1							R6	Res CF 3.3K 1/4W 5%	2052700	
39	8							R9-13,18,24,25	Res CF 4.7K 1/4W 5%	2053100	
40	1							R7	Res CF 47K 1/4W 5%	2033700	
41	1							R8	Res CF 1M Ohm 1/4W 5%	2031500	
42	1							R2	Res CF 100K 1/4W 5%	2032100	

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A										
43	1								R22	Res CF 270 Ohm 1/4W 5%	2051300
44	2								R14,21	Res CF 750 Ohm 1/4W 5%	2031700
45	4								R1,20,23,28	Res CF 1K 1/4W 5%	2052100
46	1								R19	Res CF 22 Ohm 1/4W 5%	2033500
47	1								R3	Res CF 68 Ohm 1/4W 5%	2051100
48	3								R4,5,17	Res CF 330 Ohm 1/4W 5%	2051500
49	1								R1	Res CF 470 Ohm 1/4W 5%	2051700
50	1								R15	Res CF 1.8K 1/4W 5%	2052300
51	1								R26	Res CF 33 Ohm 1/4W 5%	2034500
52	1								R27	Res CF 10K 1/4W 5%	2034100
53											
54	2								RP1,5	Res Pk 4.7K Ohm 10P SIP	2041300
55	3								RP2-4	Res Pk 4.7K Ohm 8P SIP	2042900
56											
57											
58	1								C18	Cap Mica 10pf 50V 5%	2024100
59	3								C2,3,7	Cap Elec 22uf 15V -10% to +100%	2025700
60	1								C5	Cap Elec 10uf 16V 20%	2027300
61	27								C6,9,21-43	Cap Cer .01uf 16V 20%	2028700
62	1								C4	Cap Cer .1uf 50V 10%	2030100

NOTES:

TITLE

PCB ASSY CONTROL BOARD 910 GATE ARRAY

DATE

1-14-83

 **TeleVideo Systems, Inc.**

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
	A										
63	1								C1	Cap Mica 20pf 50V 10%	2024300
64	1								C8	Cap Mono .039uf 50V 10%	2030300
65	1								C19	Cap Tant 4.7uf 16V 10%	2027500
66	8								C10-17	Cap Cer 330pf 50V 20%	2029100
67	1								C20	Cap Tant 10uf 25V 10%	2027100
68											
69											
70											
71	2								CR1,2	Diode IN914	2047500
72											
73	2								Q1,2	Tran 2N4401 NPN/Silicon	2045500
74											
75	1								Y2	Crystal 13.608 MHz	2098605
76	1								Y1	Crystal 1.8432 MHz	2098602
77											
78											
79	2								SW1,2	Switch 10 Pos DIP	2096800
80											
81	3								A13,17,38	Socket IC, 24 Pin	2098401
82	4								A1,20,22,27	Socket IC, 40 Pin	2098402
83	1								A15	Socket IC, 28 Pin	2098404

NOTES:

C


C

C



**VIDEO MONITOR/POWER SUPPLY
SCHEMATICS AND PARTS LIST**

TeleVideo Systems, Inc.
1170 Morse Ave., Sunnyvale, CA 94086
(408) 745-7760 TWX 910-338-7633 "TVI VIDEO"





VIDEO MONITOR MODULE



POWER SUPPLY MODULE

TR WAVEFORM and VOLTAGE

Attachment 1

Transistor			Base(In)			Collector(Out)			Emitter(GND)		
Location	Parts	Function	Vtg'		Wave Form	Vtg'		Wave Form	Vtg'		Wave Form
			DC V	AC V _{p-p}		DC V	AC V _{p-p}		DC V	AC V _{p-p}	
(IC 1)	LAS1512	Regulation	12	2.5		12	0.0		0.0	0.0	
(IC 2)	LAS1605	∞		1.6		5	0.0		0.0	0.0	
(IC 3)	LAS1812	∞		0.1		-12	0.0		0.0	0.0	
(IC 4)	LAS15CB	∞		1.4		13.8	0.0		0.0	0.0	
Q102	2SC509	∞	78.7	0.0		86.4	1.5		98.0	0.0	
Q103	2SC983	∞	12.0	0.0		75.7	0.0		11.9	0.0	
Q 201	2SA495	Vert Pree Drive	2.0	3.0		0.6	0.57		1.0	1.7	
Q 202	2SC372	Vert Drive	0.68	0.5		8.0	6.5		0.0	0.0	
Q 203	2SC1173	Vert Out	9.36	6.5		12	0.0		8.76	6.5	
Q 204	2SA473	Vert Out	8.0	6.5		0.0	0.0		8.6	6.5	
Q 301	2SC735	Horiz Drive	-0.25	0.64		12	20		0.0	0.0	
Q 302	2SC2233	Horiz Out	-0.08	6		12.8	124		0.0	0.0	
Q 501	2SC983	Video Amp	0.4	3		76.8	25		-0.8	2.8	
D 302	DS-113A	Damping	12.8	132							

DC Voltage reading taken with VTVM from point indicated to chassis ground.

AC Voltage reading taken with Oscilloscope from point indicated to chassis ground



ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
1									R101	2.2M Ohm 1/2W CFR	2186500
2									R102	390 Ohm 1/2W CFR	2186100
3									R105,106,208	4.7K Ohm 1/4W CFR	2053100
4									R107	3.9K Ohm 1/4W CFR	2177400
5									R108	27K Ohm 1/4W CFR	2037300
6									R109,201,205	2.7K Ohm 1/4W CFR	2038300
7									R110	30K Ohm 1/4W CFR	2039300
8									R202	100K Ohm 1/4W CFR	2032100
9									R203	2.2K Ohm 1/4W CFR	2038700
10									R204,212,213	0.6 Ohm 2W Wire Wound Res	2177100
11									R206,503	820 Ohm 1/2W CFR	2186200
12									R207	6.8K Ohm 1/4W CFR	2039100
13									R209,505	47K Ohm 1/4W CFR	2033700
14									R210	330 Ohm 1/4W CFR	2051500
15									R211	150 Ohm 1/4W CFR	2033900
16									R214	270 Ohm 1/4W CFR	2051300
17									R301	470 Ohm 1/4W CFR	2051700
18									R501	47 Ohm 1/4W CFR	2037700
19									R502	90 Ohm 1/4W CFR	2177600
20									R504	56K Ohm 1/4W CFR	2039500
21									R506	220 Ohm 1/2W CFR	2186000

NOTES: /

PAGE 1 OF 5

TITLE VIDEO MONITOR AND POWER SUPPLY PARTS LIST

DATE 1-13-83

 **TeleVideo Systems, Inc.**

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
22									R507,509	1.5K Ohm 1/2W CFR	2186300
23									R508	10K Ohm 1/2W CFR	2186400
24									SFR1, SFR4	100K Ohm Pot	2177700
25									SFR2	2K Ohm Pot	2177800
26									SFR3	5K Ohm Pot	2177900
27									VR1	500 Ohm Pot	2180200
28									VR2	2M Ohm Pot	2180100
29									TH201	1.1K Ohm Thermistor	2180300
30									C101-109	0.01uF 16V Ceramic 20%	2028700
31									C113	3,300uF 35V Electrolytic	2196500
32									C114,115	0.33uF 35V Tantal	2198100
33									C116	470uF 35V Electrolytic	2198200
34									C117	4700uF 16V Electrolytic	2196600
35									C119	110uF 160V Electrolytic	2196300
36									C120	22uF 160V Electrolytic	2196400
37									C201	10uF 16V Electrolytic	2027300
38									C202,204	4.7uF 16V Tantal	2027500
39									C203	22uF 15V Electrolytic	2025700
40									C205	100uF 10V Electrolytic	2196000
41									C206	22uF 10V Electrolytic	2196100
42									C207	2200uF 10V Electrolytic	2196200

NOTES:

PAGE 2 OF 5

TITLE VIDEO MONITOR AND POWER SUPPLY PARTS LIST

DATE 1-13-83

 **TeleVideo Systems, Inc.**

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
43									C208	0.047uF/50V Mylar	2197100
44									C209	0.001uF/50V Mylar	2196900
45									C301	4.7uF/16V Electrolytic	2196700
46									C302	0.01uF/50V Mylar	2197000
47									C303	0.0068uF/200V Mylar	2196800
48									C304	0.047uF/400V Mylar	2197500
49									C305	220uF/16V Electrolytic	2199300
50									C306	16uF/25V NP	2280000
51									C307	0.039uF/50V Mylar	2030500
52									C501	220PF 50V Ceramic	2195900
53									C502	0.01uF/50V	2197000
54									C503	0.01uF 50V Ceramic	2028900
55									C504	0.1uF 600V Mylar	2197300
56									C505	22uF 100V Electrolytic	2196100
57									C506	0.47uF 50V Mylar	2197200
58									SG501	1KV Spark Gap	2030900
59									SW101	SPST 115V 10A/230V 5A Pwr SW	2097300
60									SW102	DPDT 115/230V Power Line	2097400
										Slide Switch	
61									F101	1A/250V	2097000
62									F102,103	3A/125V	2193100

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL								REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
63									M003	Fuse Clip	2180400
64									Q102	KTC 1627A or MPS-A06	2046700
65									Q103,501	2SC983 or 2N5551	2193200
66									Q201	KTA 1015 or 2N3906	2042200
67									Q202	KTC11815 or 2N3904	2046500
68									Q203	2SC1173 or 2N6121	2199700
69									Q204	2SA473 or 2N6124	2202100
70									Q301	KTC 200(2SC1166) or 2N4401	2045500
71									Q302	2SC2233 or MJE13006	2047300
72									IC1	LAS 16CB 13.8V Regulator	2126900
73									IC2	LAS 1605 5V Regulator	2126800
74									V501	B & W Pr 12"	2049100
75									V501	CRT Green P31 12"	2049300
76									D101-108	DS 135D or 1N5391 Rectifier	2200600
77									D109	DS 135C Rectifier	2201400
78									D111,112	EQA01-12 or 1N759A Zener	2201600
										Diode	
79									D302	DS-113A or MRI-1000 Damper	2201700
										Diode	
80									D501	1N914 or KDS1553 Switching	2047500
										Diode	

NOTES:

ITEM/ FIND NO.	QTY PER ASSM/REV LEVEL									REFERENCE/ DESIGNATOR	NOMENCLATURE/DESCRIPTION	PART NUMBER/REMARKS
81										D502	DS-130TB or 1N4004 600V Rectifier	2202200
82										D201,202,301	KDS-8513A or 1N920 Silicon Diode	2201800
83										D113,114	DS 135D Rectifier	2200600
84										L202	KYS-00060 D.Y Coil	2200800
85										L201	5.4uH Linearity Coil	2200900
86										L201	Adjustable Linearity Coil	2213600
87										L302	27uH Inductor Coil	2201000
88										T101	Power Transformer	2201100
89										T301	Drive Transformer	2201200
90										T302	Flyback Transformer	2201300

NOTES:



**VIDEO MONITOR/POWER SUPPLY
SCHEMATICS AND PARTS LIST**

TeleVideo Systems, Inc.
1170 Morse Ave., Sunnyvale, CA 94086
(408) 745-7760 TWX 910-338-7633 "TVI VIDEO"



VIDEO MONITOR

The Video Monitor is made up of two sections; the vertical amplifier and the horizontal amplifier. These amplifiers provide the voltages necessary to drive the CRT yoke, which deflects the electron beam across the CRT.

The electron beam which is generated by the CRT electron gun is swept across and down the screen to create what are called scan lines, which we discussed in character generation. The movement of the beam is driven by vertical and horizontal sweep rates which are both determined by the display circuitry on the logic board. The horizontal sweep is approximately 16KHz and the vertical sweep is usually 60Hz for domestic and 50Hz for European applications.

The Horizontal sync pulses coming into the Video Monitor are inverted by transistor Q305 and then trigger IC301. In the precision timing mode of operation, the pulse width of IC301 is precisely controlled by R304, R306 and C312. The output of IC301 is then coupled by Q303 and Q301 to drive transformer T301. The output of T301 is then amplified by Drive transistor Q302. This transistor drives both horizontal yoke windings, as well as the step-up transformer that produces the anode high voltage and the grid voltage for the CRT grid in the neck of the CRT. A new width coil is used for better Raster width control.

The Vertical sync. pulse's coming into the Video Monitor are converted to a sawtooth wave-form. When this is first done the sawtooth pulse is going from a negative leading edge to a positive falling edge, the pulse goes through transistor Q202 and is inverted to it's usable form. Now the pulse is going from a positive 2 volt leading edge to a negative - 2.5 volt falling edge. The timing here is critical because with in one sawtooth pulse there are 250 horizontal pulse's that will occur. This is the total number of horizontal scan lines on the CRT. The sawtooth pulse has to be proportional to all the previous pulse's or the timing will be wrong for the vertical sweep as well as the horizontal sweep. When the vertical sweep is negative Q201 is conducting and C202 will be discharging. During the positive portion Q201 will cut off and allow C202 to charge. During the time that C202 is charging the electron beam will be scanning. The vertical sweep scans from top to the bottom, once the scan reaches the bottom of the page a (blank) occurs the video beam is turned off and it is retraced back to the top of the screen, this is the time when C202 is discharging. After the retrace the beam is once again turned on and begins it's scan routine. Adjusting SFR1 (vert. height) and SFR2 (vert. linearity) will change the rate of charge of C202 thus changing the slope of the sawtooth pulse.

POWER SUPPLY

Voltages are created and regulated as follows. A 24VAC voltage is rectified by Diode D105, 106, 107 and 108 resulting in a 31VDC output. This 31V is then filtered through C106 (3300MF/50V) and applied to five Volt switching regulator IC103. The output voltage of IC103 is filtered by L101 (200uH 5%) and C110 (2200MF/10V).

The raw 24VDC voltages for the positive and negative 12VDC are rectified by Diodes D101, 102, 103 and 104. The +24V is regulated by IC101 and Q101 for output voltage +12V. This is then filtered through C116. Negative 12V is stabilized by IC102 and filtered by C105.

A 79 volt AC waveform is applied to the halfwave rectifier D109 which is filtered by C115. the resulting 92VDC level is then regulated by a series voltage regulator. The stabilization network comprised of sensing and control elements, Q103 and Q102.

The 75VDC level goes to the Cathode of the CRT tube and spot killed quickly by D501 and C506 to protect burn out on the screen surface of when user turned off.

The high voltage needed to drive the CRT tube V501 are derived from the flyback transformer T302 on the Video Monitor.

OPTICAL DATA

Faceplate	Filterglass
Anti-reflection treatment	Treated
Screen	Aluminized
Appearance	Low Reflective*

*

The dark-colored screen, in combination with the filterglass, produces the low reflectivity (equivalent to a 20% light transmission filterglass) for easy-to-see display.

MECHANICAL DATA

Tube Dimensions:

Overall length	297.0 max. mm
Greatest dimensions of tube (excluding lugs)	
Diagonal	348.3 +/- 2.7 mm
Width	295.3 +/- 2.7 mm
Height	237.0 +/- 2.7 mm
Useful screen dimensions (projected)	
Diagonal	322.3 min. mm
Width	270.2 min. mm
Height	210.7 min. mm

Pin Position Alignment	Pin No 7 aligns approx. with anode contact.
Operating Position	Any
Weight (approx.)	3.5 kg
Implosion Protection	Tension band (with mounting lugs)

GENERAL CONSIDERATIONS:

1. Tube handling. Care should be taken not to scratch the tube.
2. Impact. The tubes should never be exposed to impacts of more than 30G during handling or transportation.
3. Grounding. The external conductive coating of the tube should be grounded with multiple contacts (e.g. a contact plate having many fingers.) Poor contact might cause local heating resulting in tube leakage.

WARNING

SHOCK HAZARD:

The high voltage at which the tube is operated may be very dangerous. Design of the equipment should include safeguards to prevent the user from coming in contact with the high voltage. Extreme care should be taken in the servicing or adjustment of any high voltage circuit.

Caution must be exercised during the replacement or servicing of the tube since a residual electrical charge is stored within the tube. Before handling the tube remove any undesirable residual high voltage charge from the tube, by shorting the anode contact button to the frame of the terminal as illustrated in figure #2. Discharging the high voltage to isolated metal parts such as cabinets and control brackets may produce a shock hazard.




















































Figure 2.

TABLE 6-1
SIGNAL WAVEFORMS

LOCATION	FUNCTION	DC	AC	BASE(IN)	DC	AC	COL.(OUT)	DC	AC	EMIT(GND)
IC101	REGULATION	22	1.0		12	0.0		0.0	0.0	
IC102	"	-22	0.0		-12	0.0		0.0	0.0	
IC013	"	28	1.0		5	0.0		0.0	0.0	
Q101	"	22	1.0		12	0.0		0.0	0.0	
Q102	"	65	0.0		100	1.0		65	0.0	
Q103	"	125	0.0		50	0.0		12	0.0	
Q201	VERT AMP	-0.8	3.0		-0.3	0.6		0.0	1.5	
Q202	"	0.2	0.5		3.5	8.0		0.0	0.0	
Q203	"	5.0	8.0		12	0.0		5.0	8.0	
Q204	"	4.0	8.0		0.0	0.0		4.0	8.0	
Q301	HORIZ AMP	-0.7	1.5		0.0	15		0.0	0.0	
Q302	"	-3.0	4.0		0.0	160		0.0	0.0	
Q303	"	2.2	1.5		3.0	1.5		0.8	3.5	
Q304	"	0.6	0.0		0.0	3.0		0.0	0.0	
Q305	"	-1.2	2.2		0.0	8.0		0.0	0.0	
Q501	VIDEO AMP	0.4	0.0		37	27		0.0	0.0	


ALL VOLTAGE MEASURES MADE WITH OSCILLOSCOPE

DC READING TAKEN OF SIGNAL BASELINE


AC READING TAKEN OF PEAK TO PEAK AMPLITUDE

NOTE: ANY RIPPLE MEASUREMENT LESS THAN ONE VOLT IS NOT ILLUSTRATED.

APPLICATION	REVISION	DESCRIPTION	ECO NO	DATE	APPROVED
TELETYPE	A	PROD RELEASE		2064	11/13/63



- NOTES:
- 1 ALL RESISTOR VALUES IN OHMS.
 - 2 ALL CAPACITOR VALUES IN FARADS.
 - 3 UNLESS OTHERWISE STATED, WORKING VOLTAGES OF CAPACITORS ARE 50 VOLTS.
 - 4 THIS SCHEMATIC DIAGRAM COVERS BASIC OR REPRESENTATIVE CHASSIS ONLY. THERE MAY BE SOME COMPONENTS OF PARTIAL SCHEMATIC BETWEEN ACTUAL CHASSIS AND THE SCHEMATIC DIAGRAM.




CONFIDENTIAL
 THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS, INC. AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO. NO PART OF THIS DOCUMENT MAY BE COPIED, REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS, INC.

MATERIAL	TOLERANCES UNLESS NOTED	CONTRACT NUMBER
FINISH	DIMENSION INCH	DES. DATE 5/2/63
	X = .	DR. DATE
	XX = .	CHK. DATE
	XXX = .	ENGR. DATE 5/1/63
		DESIGN ACTIVITY APPROVAL
	ANGLES =	CUSTOMER APPROVAL

TeleVideo Systems, Inc. 587

PCB SCHEMATIC DIAGRAM
 POWER SPLY VIDEO MON 970

SIZE CODE IDENT 3201200
 SCALE SHEET / OF /



TERMINAL TROUBLESHOOTING GUIDE

Document 2191400
Revision B

28 February 1983

Disclaimer

TeleVideo Systems, Inc. makes no representations or warranties with respect to this document. Further, TeleVideo Systems, Inc. reserves the right to make changes in the specifications of the products described within manual at any time without notice and without obligation of TeleVideo Systems, Inc. to notify any person of such revision or changes.

TeleVideo is a registered trademark of TeleVideo Systems, Inc.

TeleVideo Systems, Inc.
1170 Morse Avenue
Sunnyvale, California 94086



1. INTRODUCTION

This is a general troubleshooting guide to be used with the Operator's Manual, Maintenance Manual, and Service Bulletins as required. By following the procedures described here, you should be able to quickly isolate and repair most field failures.

The following sections are included:

	Page
Overview of Terminal Modules	2-1
Functional Description of Modules	3-1
Troubleshooting the Logic Board	4-1
Visual Inspection	4-1
Large Scale Integration Failures	4-2
Data Line Operation	4-3
Debugging Tables for TTL Boards	4-4
Debugging Tables for GA Boards	4-12
Troubleshooting the Keyboard	5-1
Visual Inspection	5-1
Debugging Table	5-3
Troubleshooting the Video Monitor	6-1
Visual Inspection	6-1
Debugging Guide	6-3
Troubleshooting the Power Supply	7-1
Visual Inspection	7-1
Debugging Guide	7-2

2. OVERVIEW OF TERMINAL MODULES

The design of TeleVideo® terminals permits fast fault isolation since the terminal hardware is divided into four main modules:

1. Video monitor
2. Power supply
3. Main logic board
4. Keyboard

The video monitor and power supply are common to all TeleVideo terminals and may be freely interchanged. Terminal keyboards are interchangeable, as outlined in the section on the keyboard. The main logic board is the only module that provides each terminal with its unique characteristics.

The quickest and easiest way to isolate the malfunctioning module is to exchange (swap) each module with a known good module. Once the faulty module is identified, refer to the appropriate troubleshooting table.

WARNING!

High voltages are retained by the CRT tube and capacitors even after power has been turned off. As soon as you open the case, clip one end of a wire to the chassis. Attach the other end of the wire to an insulated screwdriver. Being careful not to touch the metal part of the screwdriver, gently slip the metal end of the screwdriver under the cap of the anode, as shown in Figure 2-1.




Figure 2-1 Discharging Voltages

3. FUNCTIONAL DESCRIPTION OF MODULES

Logic Board

The logic board processes and controls all data received and transmitted, and generates the video and sync signals required to display data.

The logic board consists of the following five functional areas:

1. Display processor
2. Display generator
3. Keyboard interface
4. Main port interface
5. Printer port interface

Power Supply

The power supply provides DC operating voltages to all circuits in the terminal. The power supply contains two user-replaceable 3 AG-type fuses.

Video Monitor

The video monitor contains horizontal, vertical, and intensity modulation circuits which produce a television-type conventional noninterlaced raster display on the screen. Character signals received from the display generator cause intensified dots to appear at precise intervals on a raster line. These dots, when combined with other dots on other raster lines above and/or below a given line, produce characters.

Keyboard

910/910 PLUS/912C/920C--This keyboard sends matrixed data via a ribbon cable to the logic board, where the ASCII code is generated.

This data is encoded in the 910/910 PLUS by the keyboard encoder (position A1) and in the 912C/920C by the CPU (position A54) and the multiplexers (positions A68 and A69).

The keyboards for these models are all functionally interchangeable. The 910/910 PLUS keyboard has a PRINT keycap where 912C/920C models have a BLOCK/CONV keycap. The 920C keyboard is also fitted with an additional top row of function and editing keys.

925/950--On this keyboard, data is encoded by a microprocessor on the keyboard (position U6) and sent in an ASCII serial data stream to the logic board via the coiled cable. On the logic board, the keyboard interface circuits convert the keyboard data from serial to parallel data for input to the display processor circuitry. All detachable keyboards are identical and interchangeable.

4. TROUBLESHOOTING THE LOGIC BOARD

Visual Inspection

With the Logic Board Installed--Turn off power to the terminal, open the case, and check the following possible problem areas:

- * Internal and external switch settings: are they all correct?
- * Socketed chips: are they all plugged tightly into their sockets?
- * Connectors: look for
 - Loose or damaged connectors
 - Broken or loose securing clips on pins at connectors
 - Bad crimps
 - Dirty contacts
- * Wires: are any broken, loose, or frayed?
- * Components: are any overheated or burned?

With the Logic Board Removed--Make these inspections with the logic board removed. The procedure for removing the logic board varies slightly according to the model. Follow the appropriate directions for your model.

910/910 PLUS/912C/920C

To remove the logic board:

1. Turn the power off.
2. On the logic board, disconnect:
 - P1 (keyboard input)
 - P2 (video signals)
 - P3 (RS232C port) if connected
 - P4 (printer port) if connected
 - P5 (voltage connector)
 - P6 (modem connector) if connected
 - P7 (speaker connector)
3. Remove the four (910/910 PLUS) or six (912C/920C) securing screws on the logic board.
4. Carefully remove the logic board.

925/950

1. Turn the power off.
2. On the logic board, disconnect:
 - P1 (keyboard input)
 - P3 (RS232C port) if connected
 - P4 (printer port) if connected
 - P6 (modem connector) if connected
3. Carefully slide the logic board half way out of the terminal and disconnect:
 - P2 (video signals)
 - P5 (voltage connector)
4. Carefully slide the logic board entirely out of the terminal.

With the logic board removed, inspect the logic board for:

- * Overheated or burned components
- * Missing or broken components
- * Cracked, broken, or lifted traces
- * Poor solder joints (loose solder balls, cold solder joints, or solder bridges)
- * Bent pins

STOP!

If defects are found, correct them and recheck the terminal before continuing.

If no defects are found, reinstall the logic board before proceeding with the procedures in the next section, Large Scale Integration Failures.

Large Scale Integration Failures

Since most failures involve Large Scale Integration (LSI) chips, this step will quickly repair most failures encountered. Exchange all socketed chips, one at a time, with known good chips. If the logic board malfunctions after the chips are swapped, confirm the operation of the data lines described in the next section, Data Line Operation.

NOTE!

The remainder of this guide involves troubleshooting to the component level and requires schematics, an oscilloscope, a working knowledge of transistor-transistor logic (TTL), and basic debugging skills.

Data Line Operation

Confirm that the data lines are operating properly before proceeding further.

NOTE!

It is beyond the scope of this bulletin to list all possible data line problems.

The best place to check the data lines is directly from the CPU (see page 1 of the schematics). There should be activity on all data lines and the signals should range from 0 (ground) to +4.5 to +5.0 volts. If the malfunction persists after you have confirmed proper operation of the data lines, follow the procedures in the next section, Debugging Tables.

Debugging Tables

NOTE!

The items listed in the tables in this section are only suspect areas; they should not be automatically replaced when the symptoms listed are present.

Table 4-1 910/910 PLUS Logic Board Debugging Guide

Symptom	Suspect Areas		Schematic Page
	Part No.	Position	
No video	6502	A39	1 of 5
	6545	A26	2 of 5
	2114	A30, A31, A36, A37	2 of 5
	or		
	6116	A24	2 of 5
	Crystal	Y2	3 of 5
	74LS163	A15	3 of 5
	2332	A45	1 of 5
	2N2219	Q2	4 of 5
	Distorted video	6502	A39
6545		A26	2 of 5
6116		A24	2 of 5
or			
2114		A30, A31, A36, A37	2 of 5
2332		A48	3 of 5
74LS166		A49	3 of 5
Horizontal bar across screen		6545	A26
	74S04	A22	4 of 5
Loss of underline, reverse video, blinking, or blanking	74LS174	A42	3 of 5
	6545	A26	2 of 5
Loss of half intensity	74LS175	A41	3 of 5
	6545	A26	2 of 5
Loss of all attributes	6545	A26	2 of 5
	74S74	A40*	3 of 5
Unable to transmit data	75188	A10	4 of 5
	6551A	A19	4 of 5
Unable to receive data	75189	A5	4 of 5
	6551A	A19	4 of 5
Poor/no printing	75189	A5	4 of 5
	75188	A10	4 of 5
	6551A	A19	4 of 5
Incorrect/no keyboard response	AY-5-3600	A1	5 of 5
	2716	A2**	5 of 5

Notes

*Must be a Texas Instruments part.

**If used.

Table 4-1 Continued

Symptom	Suspect Areas Part No. Position	Schematic Page
SHIFT or CTRL keys do not function	A6-5-3600 A1	5 of 5
	7406 A12	5 of 5
	RP4	5 of 5
ALPHA LOCK or FUNCT keys do not function	AY-5-3600 A1	5 of 5
	74LS364 A8	5 of 5
	RP4	5 of 5
Keys repeat	AY-5-3600 A1	5 of 5

*Must be a Texas Instruments part.
 **If used.


Table 4-2 912/920 Logic Board Debugging Guide

Symptom	Suspect Areas Part No.	Position	Schematic Page
No video, no beep	8035	A54	1 of 6
	5027	A23	4 of 6
	23.814-MHz Crystal	X1	4 of 6
	74LS109	A56	4 of 6
	74LS163	A57	4 of 6
	System ROMs	A49	2 of 6
	System ROMs	A50*	2 of 6
	2332	A3	5 of 6
	No video, constant beep	5027	A23
2114 RAM, page 1		A6, A8, A10, A12	3 of 6
2114 RAM, page 2		A5, A7, A9, A11	3 of 6
Horizontal bar across screen	5027	A23	4 of 6
	74LS08	A32	5 of 6
	74LS05	A14	5 of 6
Bad video or incorrect character displayed in:			
	Area X of screen**		
	2114 RAMs	A8	3 of 6
	2114 RAMs	A12	3 of 6
	Area Y of screen**		
	2114 RAMs	A6	3 of 6
	2114 RAMs	A10	3 of 6
Bad video on entire screen	74LS157	A24, A25, A26	3 of 6
	74LS00	A40	3 of 6
	8035	A54	1 of 6
	5027	A23	4 of 6

Notes

* If installed

**



Areas X and Y of Screen

Table 4-2 Continued

Symptom	Suspect Areas Part No.	Position	Schematic Page
Distorted characters	2316	A3	5 of 6
	8035	A54	1 of 6
	2114 RAMs	A5 through A12	3 of 6
Unable to transmit	75188	A59	2 of 6
	74LS157	A78	2 of 6
	2502	A48	2 of 6
Unable to receive	75189	A60	2 of 6
	74LS157	A78	2 of 6
	2502	A48	2 of 6
Loss of blinking or blanking	74LS74	A35	4 of 6
	5027	A23	4 of 6
Loss of half intensity	74LS74	A16	5 of 6
	74LS03	A15	5 of 6
	5027	A23	4 of 6
Loss or underlining/reverse video	74LS74	A28	5 of 6
	74LS74	A29	5 of 6
	5027	A23	4 of 6
Incorrect or no keyboard input	8035	A54	1 of 6
	74LS253	A68	1 of 6
	74LS253	A69	1 of 6
ALPHA LOCK, SHIFT, CTRL, or Function keys do not function	74LS364	A76	1 of 6
	74LS42	A58	1 of 6
Unable to select one or more baud rates	74LS163	A70	6 of 6
	Counter	through A73	
	Baud rate switch	S1	6 of 6
	74LS00 Nand Gate	A74	6 of 6

Table 4-3 925 Logic Board Debugging Guide

Symptom	Suspect Areas		Schematic Page
	Part No.	Position	
No beep, no video	13.6080-	Y2	7 of 7
	MHz Crystal		
	74LS00	A55	4 of 7
	74LS139	A37	4 of 7
	6502A	A60	1 of 7
Constant beep, no video	6545A-1	A59	2 of 7
	6502A	A60	1 of 7
	74LS223	A44	7 of 7
Horizontal bar	74504	A16	7 of 7
	6545A-1	A59	2 of 7
Bad video	10uf cap	C41	1 of 7
	74LS74	A6	4 of 7
	6545A-1	A59	2 of 7
Distorted characters	74LS166	A30	2 of 7
	2332	A31	2 of 7
Unable to transmit to computer	75188	A34	5 of 7
	6551	A32	5 of 7
	74LS32	A26	5 of 7
Unable to receive from computer	75189	A9, A17	5 of 7
	6551	A32	5 of 7
Unable to transmit to printer	75188	A34, A25	5 of 7
	74LS32	A26	5 of 7
	6551	A32	5 of 7
Unable to receive from printer	75189	A9, A19	5 of 7
	74LS32	A26	5 of 7
	75188	A25	5 of 7
Loss of any video attribute	74LS173	A19, A20, A21	3 of 7
	74LS245	A40	2 of 7
	74LS374	A39	2 of 7
	2332	A50, A49	1 of 7
No keyboard communication*	1.8432-MHz	Y1	5 of 7
	Crystal		
	6551	A33	5 of 7
	6502A	A60	1 of 7

*Refer also to Service Bulletin 2, Eliminating Keyboard Lockup

Table 4-3 Continued

Symptom	Suspect Areas		Schematic Page
	Part No.	Position	
Unable to select switch bank S1	Switch	S1	6 of 7
	74LS244	A53, A52	6 of 7
	Resistor pack	RP5	6 of 7
Unable to select switch bank S2	Switch	S2	6 of 7
	74LS244	A51, A52, A53	6 of 7
	Resistor pack	RP1	6 of 7
Unable to select switch bank S3	Switch	S3	6 of 7
	74LS244	A43, A51,	6 of 7
	Resistor pack	RP4	6 of 7

Table 4-4 950 Logic Board Debugging Guide

Symptom	Suspect Areas		Schematic Page	
	Part No.	Position		
No video, no beep	6502	A53	1 of 7	
	6551	A49, A50	5 of 7	
		A51		
	6545	A56	2 of 7	
	Program ROMs	A41, A42	1 of 7	
	User ROMs	A52	1 of 7	
	Character Generator ROMs	A32, A33	4 of 7	
	23.824-MHz Crystal	OSC1	6 of 7	
	74LS163	A3	6 of 7	
	74LS109	A6	6 of 7	
	No video, constant beep	6545	A56	2 of 7
		2114 RAMs	A25, A26, A27, A28	3 of 7
Horizontal bar across screen	6545	A56	2 of 7	
	2114 RAMs	A25, A26, A27, A28	3 of 7	
Bad video, one section of screen	2114	A25	3 of 7	
	2114	A26	3 of 7	
	2114	A27	3 of 7	
	2114	A28	3 of 7	
Bad video on only one page	Page 1	6116 A37	3 of 7	
	Page 2	6116 A34	3 of 7	
	Page 3	6116 A35	3 of 7	
	Page 4	6116 A36	3 of 7	
Bad video on entire screen	74LS157	A43 through A46	2 of 7	
	6545	A55	2 of 7	
	6502	A53	1 of 7	
Distorted characters	2332	A32, A33	4 of 7	
	74LS166	A22, A23	4 of 7	
	6502	A53	1 of 7	
	All 2114's	A25 through A28	3 of 7	

Table 4-4 Continued

Symptom	Suspect Areas		Schematic Page
	Part No.	Position	
Unable to transmit to system	1488	A48	5 of 7
	74LS32	A58	5 of 7
	6551	A50	5 of 7
	74LS157	A59	5 of 7
Unable to receive from system	1489	A57	5 of 7
	74LS08	A29	5 of 7
	6551	A51	5 of 7
Unable to transmit to printer	1488	A39	5 of 7
	74LS32	A58	5 of 7
	6551	A51	5 of 7
	74LS157	A59	5 of 7
Unable to receive from printer	1489	A40	5 of 7
	6551	A51	5 of 7
Loss of any video attribute	74LS174	A19	4 of 7
	74LS157	A20	4 of 7
	74LS174	A21	4 of 7
Incorrect or no keyboard input	6502	A53	1 of 7
	6551	A49	3 of 7
Unable to select one or more baud rates	6502	A53	1 of 7
	6552	A54	7 of 7
	74LS367	A65, A66	7 of 7
	RP 2		7 of 7
	RP 3		7 of 7
	Switch 1		7 of 7

"Gate Array" Logic board,
Supplement Debugging Guide

Although the components are laid out differently, "Gate Array" boards are completely interchangeable with TTL boards. When troubleshooting the "Gate Array" Logic boards care should be taken when handling the CMOS devices. The "Gate Array" chip positions are listed below. When exchanging these custom CMOS chips one must be grounded to earth ground to avoid damage to the chip from static discharge.

Model No.	Televideo Part Number	Location
910, 910Plus	2057400	A22
925	2057400	A39
950, Chip A	2057600	A34
Chip B	2057800	A37

Follow the procedure in the beginning of this section for a visual inspection of the logic board.

Table 4-5 910/910 PLUS GA Logic Board Debugging Guide

Symptom	Suspect Areas		Schematic Page
	Part No.	Position	
No video	6545A-1	A20	2 of 5
	6502	A27	1 of 5
	6116	A13	2 of 5
	Crystal	Y2	3 of 5
	2532	A38	1 of 5
	74LS163	A25	3 of 5
	74LS166	A18	3 of 5
	2N2219	Q2	4 of 5
	70200-11B	A22	3 of 5
Distorted video	6545A-1	A20	2 of 5
	6116	A13	2 of 5
	70200-11B	A22	3 of 5
	74LS166	A18	3 of 5
	2532	A38	1 of 5
Horizontal Bar across screen	6545A-1	A20	2 of 5
	74LS08	A37	2 of 5
Loss of Attribute	70200-11B	A22	3 of 5
	6545A-1	A20	2 of 5
Unable to Transmit to Computer or printer	75188	A9	4 of 5
	6551A-1	A15	4 of 5
Unable to Receive from Computer or printer	75189	A10	4 of 5
	6551A-1	A15	4 of 5
Inncorect/ no keyboard response	AY-5-3600	A1	5 of 5
	2716	A2	5 of 5
	74LS367	A3,A8	5 of 5
Shift or CTRL keys inoperative	AY-5-3600	A1	5 of 5
	7406	A7	5 of 5
	resistor	RP2	5 of 5
	pack		
Alpha Lock or Funct keys inoperative	AY-5-3600	A1	5 of 5
	74LS367	A8	5 of 5
	resistor	RP2	5 of 5
	pack		
Repeating keys	AY-5-3600	A1	5 of 5

Table 4-6 925 GA Logic Board Debugging Guide

Symptom	Suspect Areas		Schematic page
	Part No.	Position	
No video/ no beep	Crystal	Y2	6 of 6
	70200-11A	A39	3 of 6
	74LS139	A38	3 of 6
	6502	A11	1 of 6
	6545A-1	A28	2 of 6
Constant beep/ no video	6545A-1	A28	2 of 6
	74LS273	A26	6 of 6
	6502	A11	1 of 6
Horizontal bar across screen	6545A-1	A28	2 of 6
	74S04	A40	3 of 6
Bad video	10uF cap	C28	1 of 6
	6545A-1	A28	2 of 6
	70200-11a	A39	3 of 6
Distorted characters	2332	A17	2 of 6
	74LS166	A12	2 of 6
Loss of Attribute	70200-11A	A39	3 of 6
	2333	A14,A15	1 of 6
No transmit to computer or printer	75188	A23	4 of 6
	6551A-1	A4	4 of 6
	74LS32	A24	4 of 6
No receive from computer or printer	75189	A2	4 of 6
	6551A-1	A4	4 of 6
No keyboard response	Crystal	Y3	4 of 6
	6551A-1	A5	4 of 6
	6502	A11	1 of 6
Unable to select S1	Switch	S1	5 of 6
	74LS244	A3,A41	5 of 6
	resistor pack	RP1	5 of 6
Unable to select S2	Switch	S2	5 of 6
	74LS244	A3,A41,A34	5 of 6
	resistor pack	RP2	5 of 6
Unable to select S3	Switch	S3	5 of 6
	74LS244	A34,A29	5 of 6
	resistor pack	RP4	5 of 6

Table 4-7 950 GA Logic Board Debugging Guide

Symptom	Suspect Areas		Schematic
	Part No.	Position	Page
No video/ no beep	6502	A11	1 of 7
	6551	A29,A33	5 of 7
		A36	
	6545	A6	2 of 7
	740012	A34	4 of 7
	2532	A20,A25	1 of 7
	2332	A30,A31	4 of 7
	Crystal	OSC 1	4 of 7
No video/ constant beep	6545	A6	2 of 7
	6116	A3	3 of 7
Horizontal bar across screen	6545	A6	2 of 7
	7406	A39	6 of 7
Bad video	6116	A8,A13	3 of 7
		A17,A22	3 of 7
	74LS157	A7,A12	2 of 7
		A16,A21	2 of 7
	6545	A6	2 of 7
	6502	A11	1 of 7
	740012	A34	4 of 7
Distorted characters	2332	A30,A31	4 of 7
	740012	A34	4 of 7
	740012	A37	6 of 7
Loss of Attributes	740012	A34	4 of 7
Unable to transmit to computer	75188	A18	5 of 7
	74LS32	A19	5 of 7
	6551	A29	5 of 7
	74LS157	A28	5 of 7
Unable to receive from computer	75189	A9	5 of 7
	740012	A37	6 of 7
	6551	A29	5 of 7
Unable to transmit to printer	75188	A23	5 of 7
	74LS32	A24	5 of 7
	6551	A33	5 of 7
	74LS157	A28	5 of 7
Unable to receive from printer	75189	A32	5 of 7
	6551	A33	5 of 7
Inncorect/ no keyboard response	6551	A36	5 of 7
	6502	A11	1 of 7
	74LS32	A19	5 of 7

Table 4-7 continued

Symptom	Suspect Areas		Schematic Page
	Part No.	Position	
Unable to select S1	Switch	S1	7 of 7
	resistor	RP1,RP2	7 of 7
	pack		
	74LS367	A1,A4	7 of 7
	6552	A43	7 of 7
	6502	All	1 of 7
Unable to select S2	Switch	S2	7 of 7
	resistor	RP2	7 of 7
	pack		
	74LS367	A4,A38	7 of 7
		A42	
	6552	A43	7 of 7
	6502	All	1 of 7

5. TROUBLESHOOTING THE KEYBOARD

Visual Inspection

With the Keyboard Installed--Turn off power to the terminal. Check keyboard alignment; are any keys binding on the cover?

Open the top case.

910/910 PLUS/912/920

Remove the two screws from the bottom front corners of the terminal. Carefully tip the top case back until it rests on a firm surface.

NOTE!

The terminal will now be top heavy and may tip over if there is not sufficient table space to support the top.

925/950

Remove the four screws from the bottom of the keyboard case. Carefully lift off the top of the keyboard case and set it aside.

Check the following areas:

* Key switches:

Foreign objects (e.g., paperclips, staples, matches)

Liquid residue (e.g., coffee, soft drinks)

Broken keyswitches

Missing or incorrectly placed keycaps

* Cables:

Broken wires

Loose wires at connectors

Creased, kinked, or cut cables

* Connectors:

Loose or damaged connectors

Bent pins

Dirty contacts

NOTE!

If defects are found, correct them and recheck the terminal before continuing.

With the Keyboard Removed--Make the following inspections with the keyboard removed from its case. The procedure for removing the keyboard varies slightly according to the model.

910/910 PLUS/912/920

To remove the keyboard:

1. Unplug the ribbon cable from the logic board.
2. Remove the two securing screws and washers from the inner bottom corners of the keyboard.
3. Carefully remove the keyboard from the surrounding case.

925/950

To remove the keyboard:

1. Disconnect on the keyboard:
 - P6 (speaker connector)
 - P7 (keyboard cable)
2. Remove the four screws from the bottom corners of the keyboard case.
3. Carefully remove the keyboard from the bottom case.

Inspect the keyboard for:

- * Overheated, damaged, or burned components
- * Cracked, shorted, broken, or lifted traces
- * Poor solder joints (loose solder balls, cold solder joints, or solder bridges)
- * Broken, loose, or frayed wires

NOTE!

If any defects are found, correct them and recheck before continuing.

Table 5-1 Keyboard Debugging Guide

Symptom	Suspect Areas	Models
One key inoperative/ intermittent	Respective keyswitch	A
	Open trace/bad solder joint	A
	8048 keyboard CPU, position U6	B
Several keys inoper- ative/intermittent	Open/shorted trace	A
	Broken/loose jumper	A
	Defective ribbon cable	C, D
	Bent pin at ribbon cable connectors	C, D
	8048 keyboard CPU, position U6	B
	10K ohm resistor packs, positions RP2, RP3	B
All keys inoperative	10K ohm resistor, position R3	B
	Open/shorted trace	A
	Defective ribbon or keyboard cable	A
	8048 keyboard CPU, position U6	B
	7805 +5V regulator, position V1	B
SHIFT, FUNCT, or ALPHA LOCK keys	5.7143-MHz crystal, position X1	B
	10K ohm resistor pack, position RP2	
CTRL key inoperative	8048 keyboard CPU, position U6	B
	10K ohm resistor pack, position R2	
	8048 keyboard CPU, position U6	B
Incorrect characters	Shorted trace	A
	Shorted/improperly plugged ribbon cable	C, D
	8048 keyboard CPU, position U6	B

Legend

A = All
 B = 925/950
 C = 910/910 PLUS
 D = 912/920

Table 5-1 Continued

Symptom	Suspect Areas	Models
Keys repeat	Respective keyswitch*	B, D
	Shorted trace	A
	Shorted ribbon cable	C, D
	8048 keyboard CPU, position U6	B

Legend

A = All

B = 925/950

C = 910/910 PLUS

D = 912/920

Note

*On the 910/910 PLUS terminals, a key which is shorted will not repeat on power up. Instead, any key pressed will repeat until another key is pressed.

6. TROUBLESHOOTING THE VIDEO MONITOR

Visual Inspection

With the Video Monitor Installed--Turn off power to the terminal, open the case, and check the following possible problem areas:

- * Connectors: look for
 - Loose or damaged connectors
 - Broken or loose securing clips on pins at connectors
 - Bad crimps
 - Dirty contacts
- * Wires: are any broken, loose, or frayed?
- * Components: are any overheated, leaking, or burned?

If any defects are found, correct them and recheck the terminal before continuing.

With the Video Monitor Removed--The following inspections should be made with the video monitor removed.

To remove the video monitor:

1. With the power off and the cover removed, disconnect the following connections on the video monitor:
 - J10 (signal input)
 - J11 (DC power)
 - J12 (yoke)
2. Disconnect the following parts on the CRT tube:
 - CRT socket (small printed circuit board at rear of tube)
 - Anode lead (SEE WARNING ON PAGE 2-1)
 - Ground wire
3. Remove the three securing screws on the video monitor.
4. Carefully remove the video monitor.

With the video monitor removed, inspect it for:

- * Overheated, leaking, or burned components
- * Missing or broken components
- * Cracked, broken, or lifted traces
- * Poor solder joints (loose solder balls, cold solder joints, or solder bridges)
- * Bent pins

NOTE!

If defects are found, correct them and recheck the terminal before continuing.

If no defects are found, reinstall the video monitor.

Apply power.

WARNING!

High voltages are present on the video logic board. USE EXTREME CARE during troubleshooting.

The four adjustments which can be made to the video board are listed in Table 6-1. The controls are shown in Figure 6-1.

Table 6-1 Video Board Adjustments

Problem	Control
Characters are too bright or too dim	Brightness
Whole screen is too tall or too short	Height
Characters are not even in height from the top to the bottom of the screen	Linearity
Characters are not sharp	Focus




Figure 6-1 Location of Controls on Video Board

Debugging Guide

This section will help you troubleshoot specific malfunctions. Table 6-2 lists voltage levels and wave forms.

SYMPTOM: No Vertical Deflection

1. Check Q201 collector for vertical deflection.
 - a. If it is present, proceed to Step 2.
 - b. If it is not present, check the base of Q201.
 - c. If vertical deflection is present at the base, isolate the Q201 collector to see if signal is being pulled down. If there is still no output at Q201, suspect Q201.
 - d. If vertical deflection is not present at the base, troubleshoot between the base of Q201 and P10 pin 5 (vertical sync signal from the logic board).
2. Check Q202 collector for vertical deflection.
 - a. If it is present, proceed to Step 3.
 - b. If it is not present, check the base of Q202.

Transistor			Base(In)			Collector(Out)			Emitter(GND)		
Location	Parts	Function	Vtg'		Wave Form	Vtg'		Wave Form	Vtg'		Wave Form
			DC V	AC V _{pp}		DC V	AC V _{pp}		DC V	AC V _{pp}	
(IC 1)	LAS1512	Regulation	12	2.5		12	0.0		0.0	0.0	
(IC 2)	LAS1605	∞		1.6		5	0.0		0.0	0.0	
(IC 3)	LAS1812	∞		0.1		12	0.0		0.0	0.0	
(IC 4)	LAS15CB	∞		1.4		13.8	0.0		0.0	0.0	
Q102	2SC509	∞	78.7	0.0		80.4	1.5		88.0	0.0	
Q103	2SC983	∞	12.0	0.0		75.7	0.0		11.0	0.0	
Q 201	2SA495	Vert Pree Drive	2.0	3.0		0.6	0.57		1.0	1.7	
Q 202	2SC372	Vert Drive	0.58	0.5		8.0	6.5		0.0	0.0	
Q 203	2SC1173	Vert Out	9.36	6.5		12	0.0		8.76	6.5	
Q 204	2SA473	Vert Out	8.0	6.5		0.0	0.0		8.6	6.5	
Q 301	2SC735	Horiz Drive	-0.25	0.64		12	20		0.0	0.0	
Q 302	2SC2233	Horiz Out	-0.08	6		12.8	124		0.0	0.0	
Q 501	2SC983	Video Amp	0.4	3		76.8	25		-0.8	2.8	
D 302	DS-113A	Damping	12.8	132							

DC Voltage reading taken with VTVM from point indicated to chassis ground.

AC Voltage reading taken with Oscilloscope from point indicated to chassis ground.

Table 6-2 Voltage Levels and Waveforms

- c. If vertical deflection is present at the base, isolate the Q202 collector to see if signal is being pulled down. If there is still no output at Q202, suspect Q202.
 - d. If vertical deflection is not present at the base, troubleshoot back from the base of Q202.
3. Check the negative side of C207 for vertical deflection.
- a. If vertical deflection is present, the vertical drive section of the video monitor is good. If a vertical problem still exists, check the following areas:
 - Connections
 - CRT socket
 - Related components (small pcb at neck of CRT)
 - b. If vertical deflection is not present at C207, check the Q203 emitter.
 - c. If vertical deflection is not present at the Q203 emitter, check the base of Q203.
 - d. If vertical deflection is present at the base, suspect Q203.
 - e. If not present at the base of Q203, troubleshoot back.
 - f. If Q203 emitter is good, check Q204 emitter.
 - g. If vertical deflection is not present at Q204 emitter, check the base of A204.
 - h. If present at base, suspect A204.
 - i. If not present at base, troubleshoot back from Q204.

NOTE!

Since Q203 and Q204 are a matched set of push/pull amplifiers, replace both if one require replacement.

SYMPTOM: No Horizontal Deflections

- 1. Check the Q301 deflector for horizontal deflections.
 - a. If horizontal deflections are present, proceed to Step 2.
 - b. If not present, check the base of Q301.

- c. If horizontal deflections are present at the base, isolate the Q301 collector to see if signal is being pulled down.
 - d. If there is no output at the Q301 collector, suspect Q301.
 - e. If horizontal deflections are not present at the base of Q301, troubleshoot between the base of Q301 and P10 pin 1 (horizontal sync signal from the logic board).
2. Check the Q302 deflector for horizontal deflections.
- a. If horizontal deflections are present, proceed to Step 3.
 - b. If not present, check the base of Q302.
 - c. If horizontal deflections are present at the base, isolate the Q302 collector to see if signal is being pulled down.
 - d. If there is no output at the Q302 collector, suspect A302.
 - e. If horizontal deflections are not present at the base of Q301, suspect T301 (drive transformer) or Q302.
 - f. If the proper signal is present at Q302 collector, suspect the following areas:

C306
L201

SYMPTOM: No Video

1. Suspect the following areas:

L302
Q302
Q301
T302 (FBT)
C305
Q501

2. Check for cracked, broken, or lifted traces.

SYMPTOM: Jittery Screen

- 1. Make sure that yoke connector J12 is not dirty.
- 2. Suspect C504.

3. Check for

- * Bad crimps
- * Poor solder joints (loose solder balls, cold solder joints, or solder bridges)

SYMPTOM: Poor Linearity

1. If horizontal linearity is the problem, check L201.
2. If vertical linearity is the problem, check the following:
 - a. Adjust SFT 2 (linearity potentiometer)
 - b. Q203 and Q204

SYMPTOM: Fuses Blow and/or Voltage is Low

1. Check T302 (FBT)
2. Check for cracked, broken, or lifted traces.

7. TROUBLESHOOTING THE POWER SUPPLY

Visual Inspection

With the Power Supply Installed--Turn off power to the terminal, open the case, and check the following possible problem areas:

- * Connectors: look for
 - Loose or damaged connectors
 - Broken or loose securing clips on pins at connectors
 - Bad crimps
 - Dirty contacts
 - Depressed pins in connectors
- * Wires: are any broken, loose, or frayed?
- * Components: are any overheated, leaking, or burned?
- * Bad fuse

NOTE!

Check the fuse with an ohm meter. Do not rely on a visual check.

- * Loose fuse holder

If defects are found, correct them and recheck the terminal before continuing.

With the Power Supply Removed--The following inspections should be made with the power supply removed.

To remove the power supply:

1. Turn the power off and remove the cover.
2. Unplug the power cord from the wall outlet.
3. Disconnect K1 (AC input) on the power supply.
4. Disconnect J11 on the video monitor.
5. Disconnect J5 on the logic board.
6. Remove the securing screws on the power supply (four on the 925/950; three on 910/910 PLUS/912/920).
7. Carefully remove the power supply.

With the Power Supply Removed--Inspect the power supply for:

- * Overheated, leaking, or burned components
- * Bad crimps
- * Bad connectors/connections

NOTE!

If defects are found, correct them and recheck the terminal before continuing.

Disassemble the power supply by removing the four securing screws and spacers which hold the small pcb on the heat sink.

Debugging Guide

This section will help you troubleshoot specific malfunctions. Table 6-2 lists voltage levels and waveforms.

SYMPTOM: No +5V DC

1. Remove F103 and check for approximately +13V on one side of the fuseholder.

a. If correct voltage is not present, suspect the following areas:

C105 through C108

D105 through D108

Bad crimps

Loose or damaged connectors

Broken or loose securing clips on pins at connectors

b. If correct voltage is present, suspect the following areas:

F103 (fuse)

LAS1605

C114

C113

Bad crimps

Loose or damaged connectors

Broken or loose securing clips on pins at connectors

SYMPTOM: +5V DC is Low

1. Check the following areas:

LAS1605

Bad crimps

Loose or damaged connectors

Broken or loose securing clips on pins at connectors

SYMPTOM: No +12V DC or 13.8V DC

1. Remove F102 and check for +24V on one side of the fuseholder.
 - a. If correct voltage is not present, suspect the following areas:
 - C101 through C104
 - D101 through D104
 - Bad crimps
 - Bad connectors/connections
 - Broken or loose clips
 - b. If correct voltage is present, suspect the following areas:
 - LAS15CB/LAS16CB
 - C115
 - C113
 - Bad crimps
 - Loose or damaged connectors
 - Broken or loose securing clips on pins at connectors

SYMPTOM: +12V DC or +13.8V DC is Low

1. Check the following areas:
 - LAS15CB
 - C113
 - Bad crimps
 - Loose or damaged connectors
 - Broken or loose securing clips on pins at connectors

SYMPTOM: No -12V DC

1. Check the following areas:

C101 and C102

D101 and D102

D112

C116

Bad crimps

Loose or damaged connectors

Broken or loose securing clips on pins at connectors

SYMPTOM: No +75V DC

1. Check the following areas:

C109 (can be removed; do not need to be replaced)

C120

C119

Q102

Q103

SYMPTOM: +75V DC is Low

1. Adjust SFR3.

2. If +75V DC cannot be adjusted, check the following areas:

Q103

C109

If no defects are found, reinstall the video monitor. Make sure the securing screws are locked tight before proceeding.

Apply power.



TROUBLESHOOTING GUIDE FOR 970 TERMINAL



This is a general troubleshooting guide to be used with the Operator's Manual, Maintenance Manual, and Service Bulletins as required. By following the procedures described here, you should be able to quickly isolate and repair most field failures.

Overview of Terminal Modules	1
Functional Description of Modules	2
Troubleshooting the Logic Board	3
Visual Inspection	3-1
Large Scale Intergration Failures	3-2
Data Line Operation	3-3
Selftests	3-4
Debugging Table	3-5
Troubleshooting the Keyboard	4
Visual Inspection	4-1
Debugging Table	4-2
Troubleshooting the Video Monitor	5
Visual Inspection	5-1
Debugging Guide	5-2
Troubleshooting the Power Supply	6
Visual Inspection	6-1
Debugging Guide	6-2

SECTION 1 OVERVIEW OF TERMINAL MODULES

The design of Televideo terminals permits fast fault isolation since the terminal is divided into four main modules.

1. Video monitor
2. Power supply
3. Main logic board
4. Keyboard

The 970 terminal begins a new generation of terminals. The design of the video monitor and DC power supply boards has been simplified to use fewer DC voltages. This change in design makes these two boards unique and noninterchangeable with the earlier Televideo terminals 910, 912, 920, 925 and 950. Interchange the video monitor and power supply boards only with boards of the same type. However a logic board of the older type terminal maybe connected to the video monitor and power supply of the 970.

To verify a malfunctioning module exchange (swap) each module with a known good one. Once the malfunctioning module is identified, refer to the appropriate section in this guide for futher troubleshooting.

DISCHARGE PROCEDURE

High voltages are retained by the CRT tube and capacitors even after power has been turned off. As soon as you open the case, clip one end of a wire to the chassis. Attach the other end of the wire to an insulated screwdriver. being careful not to touch the metal part of the screwdriver, gently slip the metal end of the screwdriver under the cap of the anode, as shown in Figure 1.1




FIGURE 1-1 Discharging Voltages

SECTION 2 FUNCTIONAL DESCRIPTION OF MODULES

LOGIC BOARD

The logic board processes, stores and manipulates data received and transmitted, and generates the video and sync signals necessary to display data on the terminal's screen.

The main logic board is divided into the four following active sections.

1. Main processor
2. Display processor
3. 16K RAM memory
4. I/O Interface logic

POWER SUPPLY

The power supply supplies four DC voltages 12v, -12v, 75v, and 5v to circuits within the terminal. Two fuses located on the power supply are user replaceable.

VIDEO MONITOR

The video monitor contains horizontal, vertical, and video amplification circuits which produce a television-type noninterlaced raster display. Video signals received from the display circuitry generate pixels (dots) at various positions across scan lines. These pixels, when combined with other pixels of scan lines above and/or below a given line, produce characters.

KEYBOARD

Data is encoded by a 8049 microprocessor located in position A6 of the keyboard. The encoded data is sent to the main logic board serially via the coiled interface cable. On the main logic board the serial data is converted to parallel and applied to the main processor which by way of terminal firmware deciphers the two bytes of encoded data received from the keyboard processor.

SECTION 3 TROUBLESHOOTING THE LOGIC BOARD

3.1 VISUAL INSPECTION

With the logic board installed and power removed, remove the two screws at the bottom of the vented cooling tower and swing the bottom part of the panel away from the case, and check the items listed below.

1. Socketed chips: are they all securely seated into their sockets and are the chip pins all straight?
2. Connectors: look for
 Loose, damaged or corroded connectors
 Bad crimps
3. Wires: are any broken, loose or frayed?
4. Components: are any components deformed or discolored?

With the logic board removed, make the following inspections.

To remove the logic board:

1. Turn the power off.
2. On the logic board, carefully disconnect:
 P1, P2, P3, P4 and P5 connectors
3. Remove the four screws in the four corners of the logic board
4. Carefully remove the logic board.

With the logic board removed, closely inspect the board for:

1. Deformed, discolored or missing components.
2. Cracked, broken or lifted traces.
3. Poor solder joints (loose solder balls, cold solder joints, or solder bridges).
4. Bent pins on the IC chips.

NOTE!

If defects are found, correct them and retest the terminal before continuing.

3.2 LSI FAILURES

Since most malfunctions involve LSI chips, this step may quickly remedy most failures. Exchange all socketed chips with known good chips, testing the terminal after exchanging each LSI chip. If the logic board still malfunctions after completing the previous steps, confirm the operation of the data lines as outlined in the section Data Line Operation.

The remainder of this section involves troubleshooting to the component level and requires schematics, an oscilloscope, a working knowledge of transistor-transistor logic (TTL) with experience in TTL troubleshooting.

3.3 DATA LINE OPERATION

Confirm that the data lines are operating properly before proceeding further.

NOTE!

It is beyond the scope of this troubleshooting guide to list all possible data line problems.

With the logic board reconnected check the data and address lines that interface the Z80 CPU chip with the rest of the terminal logic. There should be activity on all data and address lines with voltages ranging from 0v to 5v. If the malfunction persists after you have confirmed proper operation of the data lines, follow the procedure in the next section, Debugging Table.

3.4 SELFTESTS

The following tests are designed to aid the service personnel in troubleshooting the 970 terminal.

Two 25 pin male RS232 connectors are needed to make a test cable. The cable is an one to one pin assignment for the following pin requirements: 2, 3, 4, 5, 6, 7, 8 and 20. This cable is to be used when testing the communications of the terminal.

Display tests: Depressing shift SET UP 1 will display all characters and attributes on the screen. Depressing shift SET UP 3, 4 or ESC # 8 will fill the entire screen with one particular character. This test is helpful when adjusting the terminal focus, height or linearity.

Communication tests: A test cable as outlined above is required to successfully exercise the test. Connect one end of the test cable to P3 and the other end to P4. Depress shift SET UP 2 or one of the sequences below. The result of the test, PASS or FAIL will be displayed in the lower right of the status line.

Confidence test: Confidence test will perform certain tests to the terminal. Depress ESC [2 ; Ps y to initiate the test. Ps is the parameter indicating the test to be done. Ps is computed by taking the weight indicated for each desired test and adding them together. The values assigned each test are defined in table 3.1.

TABLE 3-1

WEIGHT	TEST PERFORMED
1	ROM AND RAM TEST (CHECK ROMS' LRC AND TEST DISPLAYABLE RAM)
2	RS-232C PORT TEST (P3-P4 LOOPBACK CONNECTOR REQUIRED)
4	EIA CONTROL TEST (P3-P4 LOOPBACK CONNECTOR REQUIRED)
8	REPEAT SELECTED TEST(S) INDEFINITELY (UNTIL FAILURE OR POWER OFF)

970 LOGIC BOARD DEBUGGING TABLE

NOTE!

The items listed in the table in this section are only suspect areas; they should not be automatically replaced when the symptoms listed are present.

SYMPTOM	SUSPECT AREAS		SCHMATIC
	PART NO.	POSITION	PAGE
No video	Z80	A80	#1
	9007	A69	#4
	6116	A56	#5
	74LS166	A50	#5
	74S251	A48	#5
	2N2219	Q3	#6
Constant or no beep	8049 (KYBD)	A6	#1
	Z80	A80	#1
	Firmware	A82,87,99	#2
No cursor	9007	A69	#4
	74LS374	A6	#6
Distorted characters	6116	A56	#5
	74LS245	A65	#5
	74LS374	A64	#5
	74LS173	A33	#5
	74LS157	A40	#5
	74LS166	A50	#5
	74S251	A48	#5
	Firmware	A82,87,99	#2
Bad video every other line	9006	A54,60	#8
Bad attribute " " "	9006	A53,59	#8
Loss of specific attribute	9007	A69	#4
	74LS374	A37,45	#8
Horizontal bar	9007	A69	#4
	74LS32	A68	#4
	74LS32	A7	#9
No transmit P3	75188	A43	#7
	Z80 SIO	A74	#7
	Z80 CTC	A92	#10
No transmit P4	75188	A51	#7
	Z80 SIO	A74	#7
	Z80 CTC	A92	#10

970 DEBUGGING TABLE CONTINUED

SYMPTOM	SUSPECT AREAS		SCHEMATIC
	PART NO.	POSITION	
No transmit P7	26LS31	A89	#7
	Z80 SIO	A85	#7
	Z80 CTC	A92	#10
No receive P3	75189	A27	#7
	74LS08	A58	#7
	Z80 SIO	A74	#7
	Z80 CTC	A92	#10
No receive P4	75189	A57	#7
	Z80 SIO	A74	#7
	Z80 CTC	A92	#10
No receive P7	26LS32	A84	#7
	Z80 SIO	A85	#7
	Z80 CTC	A92	#10
Incorrect or no kybd response	7414	A100	#7
	Z80 SIO	A85	#7
	Z80 CTC	A92	#10
	74LS138	A93	#9
Incorrect Baud rate	Z80 CTC	A92	#10
	74LS138	A93	#9
	74LS163	A115	#1
Loss of Bidirectional communication	74LS374	A23	#2
	74LS32	A62	#7

SECTION 4 TROUBLESHOOTING THE KEYBOARD

4.1 VISUAL INSPECTION

Disconnect the keyboard from the rest of the terminal and remove the six screws from the bottom of the keyboard case. Carefully lift off the top of the keyboard case and set it aside.

Check the Key switches for the following:

1. Foreign objects (e.g., paperclips, staples, matches)
2. Liquid residue (e.g., coffee, soft drink)
3. Broken keyswitches
4. Missing or incorrectly placed keycaps

NOTE!

If defects are found, correct them and retest the terminal before continuing.

Visual Inspection with the keyboard removed from the case

Remove the screws from the corners of the keyboard and remove the keyboard from its case.

Inspect the keyboard for:

1. Deformed or discolored components
2. Cracked, shorted, or lifted traces
3. Poor solder joints (loose solder balls, solder bridges, or cold solder joints)

970 KEYBOARD DEBUGGING TABLE

SYMPTOM	SUSPECT AREAS		SCHEMATIC
	PART NO.	POSITION	
One key inoperative/ intermittent	Keyswitch		#1
	Open trace, solder joint		#1
	8049 (kybd)	A6	#1
Several keys inoper- ative/intermittent	Open/shorted trace		#1
	8049	A6	#1
	74LS145	A4,5	#1
	Resistorpack	RP1	#1
All keys inoperative	Open/shorted trace		#1
	8049	A6	#1
	Regulator	VR1	#1
	Crystal	Y1	#1
Incorrect characters	Shorted trace		#1
	8049	A6	#1
No beep or key click	8049	A6	#1

SECTION 5 TROUBLESHOOTING THE VIDEO MONITOR

5.1 VISUAL INSPECTION

With the video monitor installed turn off the power to the terminal, remove the two screws from the rear of the CRT case and place the cover aside. Check the following possible problem areas:

1. Connectors: look for
 - A. Loose or damaged connectors
 - B. Dirty contacts
 - C. Bad crimps
2. Wires: are any broken, loose, or frayed?
3. Components: are any deformed, leaking, or discolored?

If any defects are found, correct them and retest the terminal before continuing.

With the video monitor removed--The following inspections should be made.

To remove the video monitor:

1. With the power off remove and set the cover aside and disconnect the following connections on the video monitor:
 - A. J1 (DC voltages)
 - B. P10 (signal)
 - C. J11 (yoke)
2. Disconnect the following parts on the CRT tube:
 - A. CRT socket (small circuit board at rear of tube)
CAUTION pull socket off straight back to avoid breaking the small nipple of tube.
 - B. Anode lead (WARNING see discharge procedure in section one)
 - C. Ground wire
3. Remove the securing screws on the video monitor.
4. Carefully slide the video monitor out of the case.

With the video monitor removed inspect it for:

1. Deformed, leaking, or discolored components
2. Missing or damaged components
3. Cracked or lifted traces
4. Poor solder joints (loose solder balls, solder bridges, or cold solder joints)

NOTE!

If defects are found, correct them and retest the terminal before continuing.

If no defects are found, reinstall the video monitor and apply power.

WARNING!

High voltages are present on the video monitor . USE EXTREME CARE during troubleshooting.

The four adjustments which can be made to the video monitor are listed in Table 5-1. The controls are shown in Figure 5-1.

TABLE 5-1

PROBLEM	CONTROL
Intensity of characters too bright, too dim	Bright
Whole screen is too tall or too short	Height
Characters are not even in height from the top to the bottom of the screen	Linearity
Characters are not in focus	Focus




FIGURE 5-1

5.2 VIDEO MONITOR DEBUGGING GUIDE

The remainder of this section deals with specific malfunctions and possible causes.

SYMPTOM: No Vertical Deflection

1. Check the emitter of Q201 for the vert. signal.
 - A. If it is present, proceed to step 2.
 - B. If it is not present, check the base of Q201.
 - C. If the vertical deflection is not present at the base, troubleshoot between the base of Q201 and P10 pin five.
2. Check the collector of Q202 for the vert. signal.
 - A. If it is present, proceed to step 3.
 - B. If it is not present, check the base of Q202.
 - C. If the vertical deflection is not present at the base, troubleshoot back from the base of Q202.

3. Check the negative side of C207 for vertical deflection.
 - A. If vertical deflection is present, the vertical drive of the video monitor is good. The following areas should be checked if the vertical deflection continues to fail.
 - (1) Connectors P10 and J12
 - (2) Yoke windings
 - B. Check emitter of Q203.
 - C. Check base of Q203.
 - D. If vertical deflection present at base of Q203 suspect Q203.
 - E. If not present at base of Q203, troubleshoot back.
 - F. If Q203 emitter is good, check Q204 emitter.
 - G. Check base of Q204.
 - H. If vertical deflection present at base of Q204 suspect Q204.
 - I. If not present at base, troubleshoot back from Q204. Since Q203 and Q204 are a matched pair of push/pull amplifiers, replace both if one fails.

SYMPTOM: No Horizontal Deflection

1. Check the collector of Q305 for horizontal pulses.
 - A. If the pulse is present, proceed to step 2.
 - B. If absent check the base of Q305.
 - C. If the Horizontal deflection is not present at the base troubleshoot between the base of Q305 and P10 pin one.
2. Check the output of IC301 at pin 3 if absent suspect IC301.
3. Check the collector of Q303 for horizontal pulse.
 - A. If present proceed to step 4.
 - B. If absent monitor the emitter of Q303.
 - C. If not present at the emitter troubleshoot back.

4. Check the collector of Q301 for horizontal deflection pulses.
 - A. If pulses are present proceed to step 5.
 - B. If missing check for a signal at the base of Q301.
 - C. If no signal present troubleshoot back.
5. Check the collector of Q302 for the horizontal signal.
 - A. If present the horizontal deflection amplifiers are operating properly. Check the connection from J11 to the yoke windings.
 - B. If not present check the base of Q302 for the signal.
 - C. If the signal is absent at the base of Q302 troubleshoot back.

SECTION 6 TROUBLESHOOTING THE POWER SUUPLY

6.1 VISUAL INSPECTION

With the Power Supply Installed--Turn off power to the terminal, complete the procedure on removal of the logic board, and check the following possible problem areas:

1. Connectors: look for
 - A. Loose or damaged connectors
 - B. Dirty contacts
 - C. Bad crimps
 - D. Bad fuse
2. Wires: are any broken, loose, or frayed?
3. Components: are any deformed, leaking, or discolored?

NOTE!

Check the fuse with an ohm meter. Do not rely on a visual check.

4. Loose fuse holder
5. If defects are found, correct them and retest the terminal.

With the Power Supply removed--The following inspections should be made.

To remove the power supply:

1. Turn off the power and unplug the power cord from the wall outlet.
2. Remove the main logic board as outlined in section 3.
3. Disconnect K1, K2 on the power supply PCB.
4. Carefully slide the power supply PCB up away from the regulators and remove it.

With the Power Supply Removed--Inspect the power supply for:

1. Deformed, leaking, or discolored components
2. Burned or lifted traces
3. Bad crimps on K1 and K2 connectors
4. Poor connections

If defects are found, correct the defects and retest the terminal before proceeding.

6.2 POWER SUPPLY DEBUGGING GUIDE

The remainder of this section deals with specific malfunctions and possible causes.

SYMPTOM: No +5V DC

1. Remove F103 and check for approximately 34V DC. If the correct voltage is not present, suspect the following components:
 - A. D105 through D108
 - B. Bad crimps, or poor connections to K1.
2. If the correct voltage is present, suspect the following components:
 - A. F103
 - B. 80506Z
 - C. C106 through C112

SYMPTOM: +5V DC is low

1. Check the following components:
 - A. IC103 (80506Z)
 - B. C106 through C112
 - C. Damaged or loose connectors

SYMPTOM: No +12V DC

1. Remove F102 and check for approximately 26V DC. If the voltage is not present, suspect the following components:
 - A. D101 through D104
 - B. Bad crimps or poor connections to K1.
2. If the correct voltage is present, suspect the following components:
 - A. IC101 (3122P)
 - B. Q101
 - C. C101, C102, C103, and C116

SYMPTOM: +12V DC is low

1. Check the following components:
 - A. R102
 - B. IC101 (3122P)
 - C. C103
 - D. Damaged or loose connectors

SYMPTOM: No -12V DC

1. Check the following components:
 - A. D101 through D104
 - B. C104 and C105
 - C. IC102 (7912)
 - D. Damaged or loose connections

SYMPTOM: No +75V DC

1. Check the following components:
 - A. D109
 - B. C113, C114, and C115
 - C. Q102 and Q103

SYMPTOM: +75V DC is low

1. Adjust SFR3
2. If unable to adjust SFR3, check the following components
 - A. Q102 and Q103
 - B. D110



8048H/8048H-1/8035HL/8035HL-1 HMOS SINGLE COMPONENT 8-BIT MICROCOMPUTER

- 8048H/8048H-1 Mask Programmable ROM
 - 8035HL/8035HL-1 CPU Only with Power Down Mode
- | | |
|---|---|
| <ul style="list-style-type: none"> ■ 8-BIT CPU, ROM, RAM, I/O in Single Package ■ High Performance HMOS ■ Reduced Power Consumption ■ 1.4 usec and 1.9 usec Cycle Versions All Instructions 1 or 2 Cycles. ■ Over 90 Instructions: 70% Single Byte | <ul style="list-style-type: none"> ■ 1K x 8 ROM ■ 64 x 8 RAM ■ 27 I/O Lines ■ Interval Timer/Event Counter ■ Easily Expandable Memory and I/O ■ Compatible with 8080/8085 Series Peripherals ■ Two Single Level Interrupts |
|---|---|

The Intel® 8048H/8048H-1/8035HL/8035HL-1 are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N-channel silicon gate HMOS process.


The 8048H contains a 1K X 8 program memory, a 64 X 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on-board oscillator and clock circuits. For systems that require extra capability the 8048H can be expanded using standard memories and MCS-80™/MCS-85™ peripherals. The 8035HL is the equivalent of the 8048H without program memory and can be used with external ROM AND RAM.

To reduce development problems to a minimum and provide maximum flexibility, a logically and functionally pin compatible version of the 8048H with UV-erasable user-programmable EPROM program memory is available. The 8748 will emulate the 8048H up to 6 MHz clock frequency with minor differences.


The 8048H is fully compatible with the 8048 when operated at 6 MHz.

These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single bit instructions and no instructions over 2 bytes in length.


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



PIN DESCRIPTION

Designation	Pin =	Function	Designation	Pin =	Function
V _{SS}	20	Circuit GND potential			testable with conditional jump instruction. (Active low)
V _{DD}	26	Low power standby pin			
V _{CC}	40	Main power supply; +5V during operation.	\overline{RD}	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device.
PROG	25	Output strobe for 8243 I/O expander.			Used as a read strobe to external data memory. (Active low)
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.	\overline{RESET}	4	Input which is used to initialize the processor. (Active low) (Non TTL V _{IH})
P20-P27 Port 2	21-24	8-bit quasi-bidirectional port.	\overline{WR}	10	Output strobe during a bus write. (Active low)
	35-38	P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.	ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output.
DB0-DB7 BUS	12-19	True bidirectional port which can be written or read synchronously using the \overline{RD} , \overline{WR} strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of \overline{PSEN} . Also contains the address and data during an external RAM data store instruction, under control of ALE, \overline{RD} , and \overline{WR} .	\overline{PSEN}	9	The negative edge of ALE strobes address into external data and program memory. Program store enable. This output occurs only during a fetch to external program memory. (Active low)
TO	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENT0 CLK instruction.	\overline{SS}	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active low)
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.	EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. (Active high)
\overline{INT}	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also	XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V _{IH})
			XTAL2	3	Other side of crystal input.

INSTRUCTION SET

Accumulator			
Mnemonic	Description	Bytes	Cycles
ADD A, R	Add register to A	1	1
ADD A, @R	Add data memory to A	1	1
ADD A, # data	Add immediate to A	2	2
ADDC A, R	Add register with carry	1	1
ADDC A, @R	Add data memory with carry	1	1
ADDC A, # data	Add immediate with carry	2	2
ANL A, R	And register to A	1	1
ANL A, @R	And data memory to A	1	1
ANL A, # data	And immediate to A	2	2
ORL A, R	Or register to A	1	1
ORL A, @R	Or data memory to A	1	1
ORL A, # data	Or immediate to A	2	2
XRL A, R	Exclusive or register to A	1	1
XRL A, @R	Exclusive or data memory to A	1	1
XRL A, # data	Exclusive or immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1

Input/Output			
Mnemonic	Description	Bytes	Cycles
IN A, P	Input port to A	1	2
OUTL P, A	Output A to port	1	2
ANL P, # data	And immediate to port	2	2
ORL P, # data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	1	2
ANL BUS, # data	And immediate to BUS	2	2
ORL BUS, # data	Or immediate to BUS	2	2
MOVD A, P	Input expander port to A	1	2
MOVD P, A	Output A to expander port	1	2
ANLD P, A	And A to expander port	1	2
ORLD P, A	Or A to expander port	1	2

Registers			
Mnemonic	Description	Bytes	Cycles
INC R	Increment register	1	1
INC @R	Increment data memory	1	1
DEC R	Decrement register	1	1

Branch			
Mnemonic	Description	Bytes	Cycles
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ R, addr	Decrement register and skip	2	2
JC addr	Jump on carry = 1	2	2
JNC addr	Jump on carry = 0	2	2
JZ addr	Jump on A zero	2	2
JNZ addr	Jump on A not zero	2	2
JTO addr	Jump on TO = 1	2	2
JNTO addr	Jump on TO = 0	2	2
JT1 addr	Jump on T1 = 1	2	2
JNT1 addr	Jump on T1 = 0	2	2
JF0 addr	Jump on F0 = 1	2	2
JF1 addr	Jump on F1 = 1	2	2
JTF addr	Jump on timer flag	2	2
JN1 addr	Jump on INT = 0	2	2
JBb addr	Jump on accumulator bit	2	2

Subroutine			
Mnemonic	Description	Bytes	Cycles
CALL addr	Jump to subroutine	2	2
RETR	Return	1	2
RETR	Return and restore status	1	2

Flags			
Mnemonic	Description	Bytes	Cycles
CLR C	Clear carry	1	1
CPL C	Complement carry	1	1
CLR F0	Clear flag 0	1	1
CPL F0	Complement flag 0	1	1
CLR F1	Clear flag 1	1	1
CPL F1	Complement flag 1	1	1

Data Moves			
Mnemonic	Description	Bytes	Cycles
MOV A, R	Move register to A	1	1
MOV A, @R	Move data memory to A	1	1
MOV A, # data	Move immediate to A	2	2
MOV R, A	Move A to register	1	1
MOV @R, A	Move A to data memory	1	1
MOV R, # data	Move immediate to register	2	2
MOV @R, #data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, R	Exchange A and register	1	1
XCH A, @R	Exchange A and data memory	1	1
XCHD A, @R	Exchange nibble of A and register	1	1
MOVX A, @R	Move external data memory to A	1	2
MOVX @R, A	Move A to external data memory	1	2
MOVP A, @A	Move to A from current page	1	2
MOVP3 A, @	Move to A from page 3	1	2

Timer/Counter			
Mnemonic	Description	Bytes	Cycles
MOV A, T	Read timer/counter	1	1
MOV T, A	Load timer/counter	1	1
STRT T	Start timer	1	1
STRT CNT	Start counter	1	1
STOP TCNT	Stop timer/counter	1	1
EN TCNT1	Enable timer/counter interrupt	1	1
DIS TCNT1	Disable timer/counter interrupt	1	1


Control			
Mnemonic	Description	Bytes	Cycles
EN 1	Enable external interrupt	1	1
DIS 1	Disable external interrupt	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
SEL MB0	Select memory bank 0	1	1
SEL MB1	Select memory bank 1	1	1
ENT 0 CLK	Enable clock output on T0	1	1

NOP			
Mnemonic	Description	Bytes	Cycles
NOP	No operation	1	1

A.C. CHARACTERISTICS (PORT 2 TIMING) TA = 0°C to 70°C, VCC = 5V ± 10%, VSS = 0V

Symbol	Parameter	8048H 8035HL				8048H-1 8035HL-1		Unit
		6 MHz		8 MHz		11 MHz		
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CP}	Port control Setup Before Falling Edge of PROG.	110		105				ns
t _{PC}	Port Control Hold After Falling Edge of PROG.	100		90				ns
t _{PR}	PROG to Time P2 Input Must Be Valid		810		700		650	ns
t _{PF}	Input Data Hold Time	0	150	0	150	0	150	ns
t _{DP}	Output Data Setup Time	250		210		200		ns
t _{PD}	Output Data Hold Time	65		35		20		ns
t _{PP}	PROG Pulse Width	1200		970		700		ns
t _{PL}	Port 2 I/O Data Setup	350		300		250		ns
t _{LP}	Port 2 I/O Data Hold	150		65		20		ns

PORT 2 TIMING



BUS TIMING AS A FUNCTION OF TCY *

SYMBOL	FUNCTION OF TCY
T _{LL}	7/30 TCY MIN
T _{AL}	1/10 TCY MIN
T _{LA}	1/15 TCY MIN
T _{CC (1)}	1/2 TCY MIN
T _{CC (2)}	2/5 TCY MIN
T _{DW}	2/15 TCY MIN
T _{WD}	1/15 TCY MIN
T _{DR}	0 MIN

T_{CC (1)} : $\overline{RD}/\overline{WR}$
 T_{CC (2)} : \overline{PSEN}


SYMBOL	FUNCTION OF TCY
T _{RD (1)}	11/30 TCY MAX
T _{RD (2)}	3/10 TCY MAX
T _{AW}	3/10 TCY MIN
T _{AD (1)}	1/2 TCY MAX
T _{AD (2)}	1/3 TCY MAX
T _{AFC}	1/30 TCY MIN
T _{CA}	1/15 TCY MIN

T_{RD (1)} : \overline{RD}
 T_{RD (2)} : \overline{PSEN}

T_{AD (1)} : \overline{RD}
 T_{AD (2)} : \overline{PSEN}

* APPROXIMATE VALUES NOT INCLUDING GATE DELAYS.

WAVEFORMS


 A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C $V_{CC} = V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$

Symbol	Parameter	8048H 8035HL		8048H-1 8035HL-1		Unit	Conditions (Note 1)
		6 MHz		11 MHz			
		Min.	Max.	Min.	Max.		
t_{LL}	ALE Pulse Width	400		270		ns	
t_{AL}	Address Setup to ALE	75		75		ns	
t_{LA}	Address Hold from ALE	65		65		ns	
t_{CC}	Control Pulse Width (PSEN, RD, WR)	700		490		ns	
t_{DW}	Data Setup before \overline{WR}	370		370		ns	
t_{WD}	Data Hold after \overline{WR}	80		80		ns	CL = 20pF (NOTE 2)
t_{CY}	Cycle Time	2.5		1.875		μs	
t_{DR}	Data Hold	0	200	0	150	ns	
t_{RD}	PSEN, RD to Data In		500		340	ns	
t_{AW}	Address Setup to \overline{WR}	230		210		ns	
t_{AD}	Address Setup to Data In		950		650	ns	
t_{AFC}	Address Float to \overline{RD} , \overline{PSEN}	0		0		ns	
t_{CA}	Control Pulse to ALE	10		10		ns	

NOTE 1: Control outputs $CL = 80\text{ pF}$
 BUS outputs $CL = 150\text{ pF}$

NOTE 2: BUS High Impedance Load: 20 pF





R6500 Microcomputer System DATA SHEET

Asynchronous Communication Interface Adapter (ACIA)

The R6551 Asynchronous Communication Interface Adapter (ACIA) provides a program-controlled interface between 8-bit microprocessor-based systems and serial communication data sets and modems.

With its on-chip baud rate generator, the R6551 is capable of transmitting at 15 different program-selectable rates between 50 baud and 19,200 baud, and receiving at either the transmit rate or at 16 times an external clock rate. The R6551 has programmable word lengths of 5, 6, 7, or 8 bits; even, odd or no parity; 1, 1-1/2 or 2 stop bits.

With the R6551, a crystal is the only required external support component — eliminating the multiple-component support that is typically needed.


In addition, the R6551 is designed for maximum programmed control from the CPU, to simplify hardware implementation. A control register and a separate command register permit the CPU to easily select the R6551's operating modes and check data, parameters and status.

FEATURES


- Compatible with 8-bit microprocessors
- Full duplex or half duplex operation with buffered receiver and transmitter
- 15 programmable Baud Rates (50 to 19,200)
- Receiver data rate may be identical to baud rate or may be 16 times the external clock input
- Data set/modem control functions
- Programmable word lengths, number of stop bits, and parity bit generation and detection
- Programmable interrupt control
- Software reset
- Program-selectable serial echo mode
- Two chip selects
- 2 MHz or 1 MHz clock rate
- Single +5V ±5% power supply
- 28-pin plastic or ceramic DIP
- Full TTL compatibility

Ordering Information

Order Number	Package Type	Frequency	Temperature Range
R6551P	Plastic	1 MHz	0°C to +70°C
R6551AP	Plastic	2 MHz	0°C to +70°C
R6551C	Ceramic	1 MHz	0°C to +70°C
R6551AC	Ceramic	2 MHz	0°C to +70°C




R6551 Pin Configuration



R6551 Interface Diagram

Asynchronous Communication Interface Adapter (ACIA)


INTERNAL ORGANIZATION



R6551 Block Diagram

Transmitter/Receiver

Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the Transmitter, then RxC becomes an output pin and can be used to slave other circuits to the R6551.



Transmitter/Receiver Clock Circuits

Transmit and Receive Data Registers

These registers are used as temporary data storage for the 6551 Transmit and Receive circuits. The Transmit Data Register is characterized as follows:


- Bit 0 is the leading bit to be transmitted.
- Unused data bits are the high-order bits and are "don't care" for transmission.

The Receive Data Register is characterized in a similar fashion:

- Bit 0 is the leading bit received.
- Unused data bits are the high-order bits and are "0" for the receiver.
- Parity bits are not contained in the Receive Data Register, but are stripped-off after being used for external parity checking. Parity and all unused high-order bits are "0".

Control Register


The Control Register selects the desired baud rate, frequency source, word length, and the number of stop bits.



R6551 Control Register

Command Register


The Command Register controls specific modes and functions.



R6551 Command Register

Status Register

The Status Register reports the status of various R6551 functions



R6551 Status Register

INTERFACE SIGNAL DESCRIPTION

RES (Reset)

During system initialization a low on the RES input will cause internal registers to be cleared.

Q2 (Input Clock)

The input clock is the system Q2 clock and is used to synchronize all data transfers between the system microprocessor and the R6551.

R/W (Read/Write)

The R/W is generated by the microprocessor and is used to control the direction of data transfers. A high on the R/W pin allows the processor to read the data supplied by the R6551. A low on the R/W pin allows a write to the R6551.

IRQ (Interrupt Request)

The IRQ pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common IRQ microprocessor input. Normally a high level, IRQ goes low when an interrupt occurs.

D0-D7 (Data Bus)

The D0-D7 pins are the eight data lines used to transfer data between the processor and the R6551. These lines are bi-directional and are normally high-impedance, except during Read cycles when the R6551 is selected.

CS0, CS1 (Chip Selects)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The R6551 is selected when CS0 is high and CS1 is low.

RS0, RS1 (Register Selects)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various R6551 internal registers. The following table indicates the internal register select coding:

RS1	RS0	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

Note that only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear Bits 0 through 4 in the Command Register and Bit 2 in the Status Register. The Programmed Reset is slightly different from the Hardware Reset (RES); these differences are described in the individual register definitions.

ACIA/Modem Interface Signal Description

XTL1, XTLO (Crystal Pins)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates. Alternatively, an externally generated clock may be used to drive the XTL1 pin, in which case the XTLO pin must float. XTL1 is the input pin for the transmit clock.

TxD (Transmit Data)

The TxD output line is used to transfer serial NRZ (non-return-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected, or under control of an external clock (as selected by the Control Register).

RxD (Receive Data)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or the rate of an externally generated receiver clock (as selected by the Control Register).

RxC (Receive Clock)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

$\overline{\text{RTS}}$ (Request to Send)

The $\overline{\text{RTS}}$ output pin is used to control the modem from the processor. The state of the $\overline{\text{RTS}}$ pin is determined by the contents of the Command Register.

$\overline{\text{CTS}}$ (Clear to Send)

The $\overline{\text{CTS}}$ input pin is used to control the transmitter operation. The enable state is with $\overline{\text{CTS}}$ low. The transmitter is automatically disabled if $\overline{\text{CTS}}$ is high.

$\overline{\text{DTR}}$ (Data Terminal Ready)

This output pin is used to indicate the status of the R6551 to the modem. A low on $\overline{\text{DTR}}$ indicates the R6551 is enabled and a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

$\overline{\text{DSR}}$ (Data Set Ready)

The $\overline{\text{DSR}}$ input pin is used to indicate to the R6551 the status of the modem. A low indicates the "ready" state and a high, "not-ready". $\overline{\text{DSR}}$ is a high-impedance input, and must be connected. If unused, it should be driven high or low, but not switched.

$\overline{\text{DCD}}$ (Data Carrier Detect)


The $\overline{\text{DCD}}$ input pin is used to indicate to the R6551 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not. Like $\overline{\text{DSR}}$, $\overline{\text{DCD}}$ is a high-impedance input, and must be connected.

READ/WRITE CYCLE CHARACTERISTICS


($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to 70°C , unless otherwise noted)

Characteristic	Symbol	1 MHz		2 MHz		Unit
		Min	Max	Min	Max	
Cycle Time	t_{CYC}	1.0	40	0.5	40	μs
$\phi 2$ Pulse Width	t_C	400	—	200	—	ns
Address Set-Up Time	t_{AC}	120	—	70	—	ns
Address Hold Time	t_{CAH}	0	—	0	—	ns
R/\overline{W} Set-Up Time	t_{WC}	120	—	70	—	ns
R/\overline{W} Hold Time	t_{CWH}	0	—	0	—	ns
Data Bus Set-Up Time	t_{DCW}	150	—	60	—	ns
Data Bus Hold Time	t_{HW}	20	—	20	—	ns
Read Access Time (Valid Data)	t_{CDR}	—	200	—	150	ns
Read Hold Time	t_{HR}	20	—	20	—	ns
Bus Active Time (Invalid Data)	t_{CDA}	40	—	40	—	ns

(t_r and $t_f = 10$ to 30 ns)



Write Timing Characteristics




Read Timing Characteristics

TRANSMIT/RECEIVE CHARACTERISTICS

Characteristic	Symbol	1 MHz		2 MHz		Unit
		Min	Max	Min	Max	
Transmit/Receive Clock Rate	t_{CCY}	400*	—	400*	—	ns
Transmit/Receive Clock High Time	t_{CH}	175	—	175	—	ns
Transmit/Receive Clock Low Time	t_{CL}	175	—	175	—	ns
XTLI to TxD Propagation Delay	t_{DD}	—	500	—	500	ns
\overline{RTS} Propagation Delay	t_{DLY}	—	500	—	500	ns
\overline{IRQ} Propagation Delay (Clear)	t_{IRQ}	—	500	— <td 500	ns	


($t_r, t_f = 10$ to 30 ns)

*The baud rate with external clocking is: $\text{Baud Rate} = \frac{1}{16 \times T_{CCY}}$




NOTE: TxD rate is 1/16 TxC rate

Transmit Timing with External Clock



Interrupt and Output Timing




NOTE: RxD rate is 1/16 RxC rate


Receive External Clock Timing


PACKAGE OUTLINES

28 LEAD CERAMIC



28 LEAD PLASTIC







R6500 Microcomputer System DATA SHEET

R6500 MICROPROCESSORS (CPU's)

SYSTEM ABSTRACT

The 8-bit R6500 microcomputer system is produced with N-Channel, Silicon Gate technology. Its performance speeds are enhanced by advanced system architecture. This innovative architecture results in smaller chips — the semiconductor threshold to cost-effectivity. System cost-effectivity is further enhanced by providing a family of 10 software-compatible microprocessor (CPU) devices, described in this document. Rockwell also provides memory and microcomputer system . . . as well as low-cost design aids and documentation.

R6500 MICROPROCESSOR (CPU) CONCEPT

Ten CPU devices are available. All are software-compatible. They provide options of addressable memory, interrupt input, on-chip clock oscillators and drivers. All are bus-compatible with earlier generation microprocessors like the M6800 devices.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for multiprocessor system applications where maximum timing control is mandatory. All R6500 microprocessors are also available in a variety of packaging (ceramic and plastic), operating frequency (1 MHz and 2 MHz) and temperature (commercial, industrial and military) versions.

MEMBERS OF THE R6500 MICROPROCESSOR (CPU) FAMILY

Microprocessors with On-Chip Clock Oscillator

Model	Addressable Memory
R6502	65K Bytes
R6503	4K Bytes
R6504	8K Bytes
R6505	4K Bytes
R6506	4K Bytes
R6507	8K Bytes

Microprocessors with External Two Phase Clock Output


Model	Addressable Memory
R6512	65K Bytes
R6513	4K Bytes
R6514	8K Bytes
R6515	4K Bytes

FEATURES

- Single +5V supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type of speed memory
- 8-bit Bidirectional Data Bus
- Addressable memory range of up to 65K bytes
- "Ready" input
- Direct Memory Access capability
- Bus compatible with M6800
- 1 MHz and 2 MHz operation
- Choice of external or on-chip clocks
 - External single clock input
 - RC time base input
 - Crystal time base input
- Commercial, industrial and military temperature versions
- Pipeline architecture

Ordering Information

Order Number: R65XX



NOTE: Contact your local Rockwell Representative concerning availability.

R6500 MICROPROCESSORS (CPU's)

R6500 Signal Description

Clocks (ϕ_1 , ϕ_2)

The R651X requires a two phase non-overlapping clock that runs at the V_{CC} voltage level.

The R650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled.

Address Bus (A0-A15)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF.

Data Bus (D0-D7)

Eight pins are used for the data bus. This is a bidirectional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pF.

Data Bus Enable (DBE)

This TTL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two (ϕ_2) clock, thus allowing data output from microprocessor only during ϕ_2 . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

Ready (RDY)

This input signal allows the user to halt or single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (ϕ_1) will halt the microprocessor with the output address lines reflecting the current address being fetched. If Ready is low during a write cycle, it is ignored until the following read operation. This condition will remain through a subsequent phase two (ϕ_2) in which the Ready signal is low. This feature allows microprocessor interfacing with the low speed PROMs as well as fast (max. 2 cycle) Direct Memory Access (DMA).

Interrupt Request (\overline{IRQ})

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3K\Omega$ external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (\overline{NMI})

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

\overline{NMI} is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for \overline{IRQ} will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

\overline{NMI} also requires an external $3K\Omega$ resistor to V_{CC} for proper wire-OR operations.

Inputs \overline{IRQ} and \overline{NMI} are hardware interrupts lines that are sampled during ϕ_2 (phase 2) and will begin the appropriate interrupt routine on the ϕ_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A negative going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of ϕ_1 and must be externally synchronized.

SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during ϕ_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the ϕ_1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V_{CC} reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and (SYNC) signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

ADDRESSING MODES

ACCUMULATOR ADDRESSING — This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING — In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING — In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X", and "Absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

IMPLIED ADDRESSING — In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING — Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING — In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING — In indirect indexed addressing (referred to as (Indirect, Y)), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT — The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

INSTRUCTION SET — ALPHABETIC SEQUENCE

ADC Add Memory to Accumulator with Carry
AND "AND" Memory with Accumulator
ASL Shift left One Bit (Memory or Accumulator)

BCC Branch on Carry Clear
BCS Branch on Carry Set
BEQ Branch on Result Zero
BIT Test Bits in Memory with Accumulator
BMI Branch on Result Minus
BNE Branch on Result not Zero
BPL Branch on Result Plus
BRK Force Break
BVC Branch on Overflow Clear
BVS Branch on Overflow Set

CLC Clear Carry Flag
CLD Clear Decimal Mode
CLI Clear Interrupt Disable Bit
CLV Clear Overflow Flag
CMP Compare Memory and Accumulator
CPX Compare Memory and Index X
CPY Compare Memory and Index Y

DEC Decrement Memory by One
DEX Decrement Index X by One
DEY Decrement Index Y by One

EOR "Exclusive-or" Memory with Accumulator

INC Increment Memory by One
INX Increment Index X by One
INY Increment Index Y by One

JMP Jump to New Location
JSR Jump to New Location Saving Return Address

LDA Load Accumulator with Memory
LDX Load Index X with Memory
LDY Load Index Y with Memory
LSR Shift One Bit Right (Memory or Accumulator)
NOP No Operation

ORA "OR" Memory with Accumulator


PHA Push Accumulator on Stack
PHP Push Processor Status on Stack
PLA Pull Accumulator from Stack
PLP Pull Processor Status from Stack

ROL Rotate One Bit Left (Memory or Accumulator)
ROR Rotate One Bit Right (Memory or Accumulator)
RTI Return from Interrupt
RTS Return from Subroutine

SBC Subtract Memory from Accumulator with Borrow
SEC Set Carry Flag
SED Set Decimal Mode
SEI Set Interrupt Disable Status
STA Store Accumulator in Memory
STX Store Index X in Memory
STY Store Index Y in Memory


TAX Transfer Accumulator to Index X
TAY Transfer Accumulator to Index Y
TSX Transfer Stack Pointer to Index X
TXA Transfer Index X to Accumulator
TXS Transfer Index X to Stack Register
TYA Transfer Index Y to Accumulator

R6502 – 40 Pin Package



Features of R6502

- 65K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- On-the-chip Clock
 - TTL Level Single Phase Input
 - RC Time Base Input
 - Crystal Time Base Input
- SYNC Signal
(can be used for single instruction execution)
- RDY Signal
(can be used to halt or single cycle execution)
- Two Phase Output Clock for Timing of Support Chips
- NMI Interrupt



R6500 Internal Architecture





Rockwell

R6500 Microcomputer System DATA SHEET

VERSATILE INTERFACE ADAPTER (VIA)

SYSTEM ABSTRACT

The 8-bit R6500 microcomputer system is produced with N-channel, silicon-gate, depletion-load technology. Its performance speeds are enhanced by advanced system architecture. Its innovative architecture results in smaller chips — the semiconductor threshold to cost-effectivity. System cost-effectivity is further enhanced by providing a family of 10 software-compatible microprocessor (CPU) devices, memory and I/O devices . . . as well as low-cost design aids and documentation.

DESCRIPTION

The R6522 VIA adds two powerful, flexible Interval Timers, a serial-to-parallel/parallel-to-serial shift register and input latching on the peripheral ports to the capabilities of the R6520 Peripheral Interface Adapter (PIA) device. Handshaking capability is expanded to allow control of bidirectional data transfers between VIAs in multiple processor systems and between peripherals.


Control of peripherals is primarily through two 8-bit bidirectional ports. Each of these ports can be programmed to act as an input or an output. Peripheral I/O lines can be selectively controlled by the Interval Timers to generate programmable-frequency square waves and/or to count externally generated pulses. Positive control of VIA functions is gained through its internal register organization: Interrupt Flag Register, Interrupt Enable Register, and two Function Control Registers.

FEATURES


- Organized for simplified software control of many functions
- Compatible with the R650X and R651X family of microprocessors (CPUs)
- Bi-directional, 8-bit data bus for communication with microprocessor
- Two Bi-directional, 8-bit input/output ports for interface with peripheral devices
- CMOS and TTL compatible input/output peripheral ports
- Data Direction Registers allow each peripheral pin to act as either an input or an output
- Interrupt Flag Register allows the microprocessor to readily determine the source of an interrupt and provides convenient control of the interrupts within the chip
- Handshake control logic for input/output peripheral data transfer operations
- Data latching on peripheral input/output ports
- Two fully-programmable interval timers/counters
- Eight-bit Shift Register for serial interface
- Forty-pin plastic or ceramic DIP package.

Ordering Information

Order Number	Package Type	Frequency	Temperature Range
R6522P	Plastic	1 MHz	0°C to +70°C
R6522AP	Plastic	2 MHz	0°C to +70°C
R6522C	Ceramic	1 MHz	0°C to +70°C
R6522AC	Ceramic	2 MHz	0°C to +70°C
R6522PE	Plastic	1 MHz	-40°C to +85°C
R6522APE	Plastic	2 MHz	-40°C to +85°C
R6522CE	Ceramic	1 MHz	-40°C to +85°C
R6522ACE	Ceramic	2 MHz	-40°C to +85°C
R6522CMT	Ceramic	1 MHz	-55°C to +125°C



Basic R6522 Interface Diagram



Pin Configuration

R6522 VERSATILE INTERFACE ADAPTER (VIA)

OPERATION SUMMARY

Register Select Lines (RS0, RS1, RS2, RS3)

The four Register select lines are normally connected to the processor address bus lines to allow the processor to select the internal R6522 register which is to be accessed. The sixteen possible combinations access the registers as follows:

RS3	RS2	RS1	RS0	Register	Remarks	RS3	RS2	RS1	RS0	Register	Remarks
L	L	L	L	ORB	Controls Handshake	H	L	L	L	T2L-L	Write Latch Read Counter Triggers T2L-L/T2C-L Transfer
L	L	L	H	ORA		H	L	L	H	T2C-L	
L	L	H	L	DDR8		H	L	L	H	T2C-H	
L	L	H	H	DDRA		H	L	H		SR	
L	H	L	L	T1L-L		H	L	H	H	ACR	
L	H	L	H	T1C-L		H	H	L	L	PCR	
L	H	L	H	T1C-H		H	H	L	H	IFR	
L	H	H	L	T1L-L		H	H	H	L	IER	
L	H	H	H	T1L-H	H	H	H	H	ORA	No Effect on Handshake	

Note: L = 0.4V DC, H = 2.4V DC.

Timer 2 Control

RS3	RS2	RS1	RS0	R/W = L	R/W = H
H	L	L	L	Write T2L-L	Read T2C-L Clear Interrupt flag
H	L	L	H	Write T2C-H Transfer T2L-L to T2C-L Clear Interrupt flag	Read T2C-H

Writing the Timer 1 Register

The operations which take place when writing to each of the four T1 addresses are as follows:

RS3	RS2	RS1	RS0	Operation (R/W = L)
L	H	L	L	Write into low order latch
L	H	L	H	Write into high order latch
L	H	H	L	Write into high order counter
L	H	H	H	Transfer low order latch into low order counter Reset T1 interrupt flag
L	H	H	L	Write low order latch
X	H	H	H	Write high order latch Reset T1 interrupt flag

Reading the Timer 1 Registers


For reading the Timer 1 registers, the four addresses relate directly to the four registers as follows:

RS3	RS2	RS1	RS0	Operation (R/W = H)
L	H	L	L	Read T1 low order counter Reset T1 interrupt flag
L	H	L	H	Read T1 high order counter
L	H	H	L	Read T1 low order latch
L	H	H	H	Read T1 high order latch

TIMING CHARACTERISTICS

Read Timing Characteristics (loading 130 pF and one TTL load)


Parameter	Symbol	Min	Typ	Max	Unit
Delay time, address valid to clock positive transition	T_{ACR}	180	-	-	nS
Delay time, clock positive transition to data valid on bus	T_{CDR}	-	-	395	nS
Peripheral data setup time	T_{PCR}	300	-	-	nS
Data bus hold time	T_{HR}	10	-	-	nS
Rise and fall time for clock input	T_{RC} T_{RF}	-	-	25	nS



Read Timing Characteristics

Write Timing Characteristics


Parameter	Symbol	Min	Typ	Max	Unit
Enable pulse width	T_C	0.47	-	25	μ S
Delay time, address valid to clock positive transition	T_{ACW}	180	-	-	nS
Delay time, data valid to clock negative transition	T_{DCW}	300	-	-	nS
Delay time, read/write negative transition to clock positive transition	T_{WCW}	180	-	-	nS
Data bus hold time	T_{HW}	10	-	-	nS
Delay time, Enable negative transition to peripheral data valid	T_{CPW}	-	-	1.0	μ S
Delay time, clock negative transition to peripheral data valid CMOS (VCC - 30%)	T_{CMOS}	-	-	2.0	μ S



Write Timing Characteristics

I/O Timing Characteristics

Characteristic	Symbol	Min	Typ	Max	Unit
Rise and fall time for CA1, CB1, CA2 and CB2 input signals	T_{RF}	–	–	1.0	μs
Delay time, clock negative transition to CA2 negative transition (read handshake or pulse mode)	T_{CA2}	–	–	1.0	μs
Delay time, clock negative transition to CA2 positive transition (pulse mode)	T_{RS1}	–	–	1.0	μs
Delay time, CA1 active transition to CA2 positive transition (handshake mode)	T_{RS2}	–	–	2.0	μs
Delay time, clock positive transition to CA2 or CB2 negative transition (write handshake)	T_{WHS}	–	–	1.0	μs
Delay time, peripheral data valid to CB2 negative transition	T_{DC}	0	–	1.5	μs
Delay time, clock positive transition to CA2 or CB2 positive transition (pulse mode)	T_{RS3}	–	–	1.0	μs
Delay time, CB1 active transition to CA2 or CB2 positive transition (handshake mode)	T_{RS4}	–	–	2.0	μs
Delay time, peripheral data valid to CA1 or CB1 active transition (input latching)	T_{IL}	300	–	–	ns
Delay time CB1 negative transition to CB2 data valid (internal SR clock, shift out)	T_{SR1}	–	–	300	ns
Delay time, negative transition of CB1 input clock to CB2 data valid (external clock, shift out)	T_{SR2}	–	–	300	ns
Delay time, CB2 data valid to positive transition of CB1 clock (shift in, internal or external clock)	T_{SR3}	–	–	300	ns
Pulse Width – PB6 Input Pulse	T_{IPW}	2	–	–	μs
Pulse Width – CB1 Input Clock	T_{ICW}	2	–	–	μs
Pulse Spacing – PB6 Input Pulse	I_{IPS}	2	–	–	μs
Pulse Spacing – CB1 Input Pulse	I_{ICS}	2	–	–	μs



I/O Timing Characteristics

Timer 1 Operating Modes

Two bits are provided in the Auxiliary Control Register to allow selection of the T1 operating modes. These bits and the four possible modes are as follows:

ACR7 Output Enable	ACR6 "Free-Run" Enable	Mode
0	0	Generate a single time-out interrupt each time T1 is loaded
0	1	Generate continuous interrupts
1	0	Generate a single interrupt and an output pulse on PB7 for each T1 load operation
1	1	Generate continuous interrupts and a square wave output on PB7

FUNCTION CONTROL

Control of the various functions and operating modes within the R6522 is accomplished primarily through two registers, the Peripheral Control Register (PCR), and the Auxiliary Control Register (ACR). The PCR is used primarily to select the operating mode for the four peripheral control pins. The Auxiliary Control Register selects the operating mode for the Interval Timers (T1, T2), and the Serial Port (SR).

Peripheral Control Register

The Peripheral Control Register is organized as follows:

Bit #	7	6	5	4	3	2	1	0
Function	CB2 Control			CB1 Control	CA2 Control			CA1 Control

Typical functions are shown below:

PCR3	PCR2	PCR1	Mode
0	0	0	Input mode – Set CA2 interrupt flag (IFR0) on a negative transition of the input signal. Clear IFR0 on a read or write of the Peripheral A Output Register.
0	0	1	Independent interrupt input mode – Set IFR0 on a negative transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt flag.
0	1	0	Input mode – Set CA2 interrupt flag on a positive transition of the CA2 input signal. Clear IFR0 with a read or write of the Peripheral A Output Register.
0	1	1	Independent interrupt input mode – Set IFR0 on a positive transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt flag.
1	0	0	Handshake output mode – Set CA2 output low on a read or write of the Peripheral A Output Register. Reset CA2 high with an active transition on CA1.
1	0	1	Pulse output mode – CA2 goes low for one cycle following a read or write of the Peripheral A Output Register.
1	1	0	Manual output mode – The CA2 output is held low in this mode.
1	1	1	Manual output mode – The CA2 output is held high in this mode.

Auxiliary Control Register

Many of the functions in the Auxiliary Control Register have been discussed previously. However, a summary of this register is presented here as a convenient reference for the R6522 user. The Auxiliary Control Register is organized as follows:

Bit #	7	6	5	4	3	2	1	0
Function	T1 Control		T2 Control	Shift Register Control			PB Latch Enable	PA Latch Enable

Shift Register Control

The Shift Register operating mode is selected as follows:

ACR4	ACR3	ACR2	Mode
0	0	0	Shift Register Disabled.
0	0	1	Shift in under control of Timer 2.
0	1	0	Shift in under control of system clock.
0	1	1	Shift in under control of external clock pulses.
1	0	0	Free-running output at rate determined by Timer 2.
1	0	1	Shift out under control of Timer 2.
1	1	0	Shift out under control of the system clock.
1	1	1	Shift out under control of external clock pulses.

T2 Control

Timer 2 operates in two modes. If ACR5 = 0, T2 acts as an interval timer in the one-shot mode. If ACR5 = 1, Timer 2 acts to count a pre-determined number of pulses on pin PB6.



R6500 Microcomputer System DATA SHEET

CRT CONTROLLER (CRTC)

DESCRIPTION

The R6545-1 CRT Controller (CRTC) is designed to interface an 8-bit microprocessor to CRT raster scan video displays, and adds an advanced CRT controller to the established and expanding line of R6500 products.

The R6545-1 provides refresh memory addresses and character generator row addresses which allow up to 16K characters with 32 scan lines per character to be addressed. A major advantage of the R6545-1 is that the refresh memory may be addressed in either straight binary or by row/column.

Other functions in the R6545-1 include an internal cursor register which generates a cursor output when its contents are equal to the current refresh address. Programmable cursor start and end registers allow a cursor of up to the full character scan in height to be placed on any scan lines of the character. Variable cursor display blink rates are provided. A light pen strobe input allows capture of the current refresh address in an internal light pen register. The refresh address lines are configured to provide direct dynamic memory refresh.


All timing for the video refresh memory signals is derived from the character clock input. Shift register, latch, and multiplex control signals (when needed) are provided by external high-speed timing. The mode control register allows non-interlaced video display modes at 50 or 60 Hz refresh rate. The internal status register may be used to monitor the R6545-1 operation. The \overline{RES} input allows the CRTC-generated field rate to be dynamically-synchronized with line frequency jitter.

FEATURES

- Compatible with 8-bit microprocessors
- Up to 2.5 MHz character clock operation
- Refresh RAM may be configured in row/column or straight binary addressing
- Alphanumeric and limited graphics capability
- Up and down scrolling by page, line, or character
- Programmable Vertical Sync Width
- Fully programmable display (rows, columns, character matrix)
- Non-interlaced scan
- 50/60 Hz operation
- Fully programmable cursor
- Light pen register
- Addresses refresh RAM to 16K characters
- No external DMA required
- Internal status register
- 40-Pin ceramic or plastic DIP
- Pin-compatible with MC6845
- Single +5 \pm 5% Volt Power Supply

ORDERING INFORMATION

Part Number	Package Type	Frequency	Temperature Range
R6545-1P	Plastic	1 MHz	0°C to +70°C
R6545-1AP	Plastic	2 MHz	0°C to +70°C
R6545-1C	Ceramic	1 MHz	0°C to +70°C
R6545-1AC	Ceramic	2 MHz	0°C to +70°C



R6545-1 Pin Configuration

INTERFACE SIGNAL DESCRIPTION

CPU INTERFACE

$\phi 2$ (Phase 2 Clock)

The input clock is the system Phase 2 ($\phi 2$) clock and is used to trigger all data transfers between the system processor (CPU) and the R6545-1. Since there is no maximum limit to the allowable $\phi 2$ clock time, it is not necessary for it to be a continuous clock. This capability permits the R6545-1 to be easily interfaced to non-6500 compatible microprocessors.

R/ \bar{W} (Read/Write)

The R/ \bar{W} input signal generated by the processor is used to control the direction of data transfers. A high on the R/ \bar{W} pin allows the processor to read the data supplied by the R6545-1, a low on the R/ \bar{W} pin allows data on data lines D0-D7 to be written into the R6545-1.

\bar{CS} (Chip Select)

The Chip Select input is normally connected to the processor address bus either directly or through a decoder. The R6545-1 is selected when \bar{CS} is low.

RS (Register Select)

The Register Select input is used to access internal registers. A low on this pin permits writes (R/ \bar{W} = low) into the Address Register and reads (R/ \bar{W} = high) from the Status Register. The contents of the Address Register is the identity of the register accessed when RS is high.

D0-D7 (Data Bus)

D0-D7 are the eight data lines used to transfer data between the processor and the R6545-1. These lines are bidirectional and are normally high-impedance except during read cycles when the chip is selected (\bar{CS} = low).

VIDEO INTERFACE

HSYNC (Horizontal Sync)

The HSYNC signal is an active-high output used to determine the horizontal position of displayed text. It may drive a CRT monitor directly or may be used for composite video generation. HSYNC time position and width are fully programmable.

VSYNC (Vertical Sync)

The VSYNC signal is an active high output used to determine the vertical position of displayed text. Like HSYNC, VSYNC may be used to drive a CRT monitor or composite video generation circuits. VSYNC time position and width are both programmable.

DISPLAY ENABLE (Display Enable)

The DISPLAY ENABLE signal is an active-high output used to indicate when the R6545-1 is generating active display information. The number of horizontal display characters per row and the number of vertical display rows are both fully programmable and together are used to generate the DISPLAY ENABLE signal. DISPLAY ENABLE can be delayed one character time by setting bit 4 of R8 equal to 1.

CURSOR (Cursor Coincidence)

The CURSOR signal is an active-high output used to indicate when the scan coincides with the programmed cursor position. The cursor position may be programmed to be any character in the address field. Furthermore, within the character, the cursor may be programmed to be any block of scan lines, since the start scan line and the end scan line are both programmable. The cursor position may be delayed by one character time by setting Bit 5 of R8 to A "1".

LPEN (Light Pen Strobe)

The LPEN signal is an edge-sensitive input used to load the internal Light Pen Register with the contents of the Refresh Scan Counter at the time the active edge occurs. The active edge of LPEN is the low-to-high transition.

CCLK (Clock)

The CCLK signal is the character timing clock input and is used as the time base for all internal count/control functions.

RES

The RES signal is an active-low input used to initialize all internal scan counter circuits. When RES is low, all internal counters are stopped and cleared, all scan and video outputs are low, and control registers are unaffected. RES must stay low for at least one CCLK period. All scan timing is initiated when RES goes high. In this way, RES can be used to synchronize display frame timing with line frequency. RES may also be used to synchronize multiple CRT's in horizontal and/or vertical split screen operation.

REFRESH RAM AND CHARACTER ROM INTERFACE

MA0-MA13 (Refresh RAM Address Lines)

These 14 signals are active-high outputs used to address the Refresh RAM for character storage and display operations. The starting scan address is fully programmable and the ending scan address is determined by the total number of characters displayed, which is also programmable, in terms of characters/line and lines/frame.

There are two selectable address modes for MA0-MA13:

In the straight binary mode (R8, Mode Control, bit 2 = "0"), characters are stored in successive memory locations. Thus, the software must be designed such that row and column character coordinates are translated into sequentially-numbered addresses. In the row/column mode (R8, Mode Control, bit 2 = "1"), MA0-MA7 become column addresses CC0-CC7 and MA8-MA13 become row addresses CR0-CR5. In this case, the software can manipulate characters in terms of row and column locations, but additional address compression circuits are needed to convert the CC0-CC7 and CR0-CR5 addresses into a memory-efficient binary address scheme.


RA0-RA4 (Raster Address Lines)

These 5 signals are active-high outputs used to select each raster scan within an individual character row. The number of raster scan lines is programmable and determines the character height, including spaces between character rows.

INTERNAL REGISTER ORGANIZATION


CS	RS	Address Register					Reg. No.	Register Name	Register Units	Read (R/W = High)	Write (R/W = Low)	Register Bit											
		4	3	2	1	0						7	6	5	4	3	2	1	0				
1	X	X	X	X	X	X	X					/	/	/	/	/	/	/	/	/	/	/	/
0	0	X	X	X	X	X	X	Address Register	Register No.		✓	/	/	/	/	/	/	/	/	/	/	/	/
0	0	X	X	X	X	X	X	Status Register	--	✓		/	/	/	/	/	/	/	/	/	/	/	/
0	1	0	0	0	0	0	0	R0	Horizontal Total Char	No. of Characters/Row		✓	7	6	5	4	3	2	1	0			
0	1	0	0	0	0	1	1	R1	Horizontal Displayed Char	No. of Characters/Row		✓	7	6	5	4	3	2	1	0			
0	1	0	0	0	1	0	0	R2	Horizontal Sync Position	Character Position		✓	7	6	5	4	3	2	1	0			
0	1	0	0	0	1	1	0	R3	YSYNC, HSYNC Widths	No. of Scan Lines, Characters		✓	7	6	5	4	3	2	1	0			
0	1	0	0	1	0	0	0	R4	Vertical Total Rows	No. of Character Rows		✓	/	6	5	4	3	2	1	0			
0	1	0	0	1	0	1	0	R5	Vertical Total Adjust Lines	No. of Scan Lines		✓	/	/	/	4	3	2	1	0			
0	1	0	0	1	1	0	0	R6	Vertical Displayed Rows	No. of Character Rows		✓	/	/	/	6	5	4	3	2	1	0	
0	1	0	0	1	1	1	0	R7	Vertical Sync Position	No. of Character Rows		✓	/	/	/	6	5	4	3	2	1	0	
0	1	0	1	0	0	0	0	R8	Mode Control	--		✓	7	6	5	4	3	2	1	0			
0	1	0	1	0	0	1	0	R9	Scan Line	No. of Scan Lines		✓	/	/	/	/	4	3	2	1	0		
0	1	0	1	0	1	0	0	R10	Cursor Start Line	Scan Line No.		✓	/	/	/	6	5	4	3	2	1	0	
0	1	0	1	0	1	1	0	R11	Cursor End Line	Scan Line No.		✓	/	/	/	/	4	3	2	1	0		
0	1	0	1	1	0	0	0	R12	Display Start Address (H)	--		✓	/	/	/	5	4	3	2	1	0		
0	1	0	1	1	0	1	0	R13	Display Start Address (L)	--		✓	7	6	5	4	3	2	1	0			
0	1	0	1	1	1	0	0	R14	Cursor Position Address (H)	--	✓	✓	/	/	/	5	4	3	2	1	0		
0	1	0	1	1	1	1	0	R15	Cursor Position Address (L)	--	✓	✓	7	6	5	4	3	2	1	0			
0	1	1	0	0	0	0	0	R16	Light Pen Register (H)	--	✓	✓	/	/	/	5	4	3	2	1	0		
0	1	1	0	0	0	1	0	R17	Light Pen Register (L)	--	✓	✓	7	6	5	4	3	2	1	0			

Table 1. Overall Register Structure and Addressing



STATUS REGISTER (SR)

This 8-bit register contains the status of the CRTC. Only two bits are assigned, as follows:



- NOT USED
- Vertical Re-Trace (VRT)
 - 0 = Scan is not currently in its vertical re-trace time.
 - 1 = Scan is currently in its vertical re-trace time.
 - Note that this bit actually goes to a "1" when vertical re-trace starts, but goes to a "0" five character clock times before vertical re-trace ends, so that critical timings for refresh RAM operations are avoided.
- LPEN Register Full (LRF)
 - 0 = Register R16 or R17 has been read by the CPU.
 - 1 = LPEN strobe has been received.
- Not Used

INTERNAL REGISTER DESCRIPTION

ADDRESS REGISTER

This 5-bit write-only register is used as a "pointer" to direct CRTC/CPU data transfers within the CRTC. Its contents is the number of the desired register (0-17). When CS and RS are low, then this register may be loaded; when CS is low and RS is high, then the register selected is the one whose identity is stored in this address register.

NOTE: The Status Register takes the State, - 0 1 - - - - - immediately after power (V_{CC}) turn-on.

R0—HORIZONTAL TOTAL CHARACTERS

This 8-bit write-only register contains the total of displayed and non-displayed characters, minus one, per horizontal line. The frequency of HSYNC is thus determined by this register.

R1—HORIZONTAL DISPLAYED CHARACTERS


This 8-bit write-only register contains the number of displayed characters per horizontal line.

R2—HORIZONTAL SYNC POSITION

This 8-bit write-only register contains the position of the horizontal SYNC on the horizontal line, in terms of the character location number on the line. The position of the HSYNC determines the left to right location of the displayed text on the video screen. In this way, the side margins are adjusted.

R3—HORIZONTAL AND VERTICAL SYNC WIDTHS

This 8-bit write-only register contains the widths of both HSYNC and VSYNC, as follows:



Control of these parameters allows the R6545-1 to be interfaced to a variety of CRT monitors, since the HSYNC and VSYNC timing signals may be accommodated without the use of external one shot timing.

R4—VERTICAL TOTAL ROWS

The Vertical Total Register is a 7-bit register containing the total number of character rows in a frame, minus one. This register, along with R5, determines the overall frame rate, which should be close to the line frequency to ensure flicker-free appearance. If the frame time is adjusted to be longer than the period of the line frequency, then RES may be used to provide absolute synchronism.

R5—VERTICAL TOTAL LINE ADJUST

The Vertical Total Line Adjust Register (R5) is a 5-bit write-only register containing the number of additional scan lines needed to complete an entire frame scan and is intended as a fine adjustment for the video frame time.

R6—VERTICAL DISPLAYED ROWS


This 7-bit write-only register contains the number of displayed character rows in each frame.

R7—VERTICAL SYNC POSITION

This 7-bit write-only register is used to select the character row time at which the vertical SYNC pulse is desired to occur and, thus, is used to position the displayed text in the vertical direction.

R8—MODE CONTROL (MC)

This 8-bit write-only register selects the operating modes of the R6545-1, as follows:



R9—ROW SCAN LINES

This 5-bit write-only register contains the number of scan lines, minus one, per character row, including spacing.

R10—CURSOR START LINE

R11—CURSOR END LINE

These 5-bit write-only registers select the starting and ending scan lines for the cursor. In addition, bits 5 and 6 of R10 are used to select the cursor blink mode, as follows:

Bit	Bit	Cursor Blink Mode
6	5	
0	0	Display Cursor Continuously
0	1	Blank Cursor Continuously
1	0	Blink Cursor at 1/16 Field Rate
1	1	Blink Cursor at 1/32 Field Rate

R12—DISPLAY START ADDRESS HIGH

R13—DISPLAY START ADDRESS LOW

These registers form a 14-bit register whose contents is the memory address of the first character of the displayed scan (the character on the top left of the video display, as in Figure 1). Subsequent memory addresses are generated by the R6545-1 as a result of CCLK input pulses. Scrolling of the display is accomplished by changing R12 and R13 to the memory address associated with the first character of the desired line of text to be displayed first. Entire pages of text may be scrolled or changed as well via R12 and R13.




Figure 1. Video Display Format

R14—CURSOR POSITION HIGH
R15—CURSOR POSITION LOW

These registers form a 14-bit register whose contents is the memory address of the current cursor position. When the video display scan counter (MA lines) matches the contents of this register, and when the scan line counter (RA lines) falls within the bounds set by R10 and R11, then the CURSOR output becomes active. Bit 5 of the Mode Control Register (R8) may be used to delay the CURSOR output by a full CCLK time to accommodate slow access memories.

R16—LIGHT PEN HIGH
R17—LIGHT PEN LOW

These registers form a 14-bit register whose contents is the light pen strobe position, in terms of the video display address at which the strobe occurred. When the LPEN input changes from low to high, then, on the next negative-going edge of CCLK, the contents of the internal scan counter is stored in registers R16 and R17.

REGISTER FORMATS

Register pairs R12/R13, R14/R15, and R16/R17 are formatted in one of two ways:

- (1) Straight binary, if register R8, bit 2 = "0".
- (2) Row/Column, if register R8, bit 2 = "1". In this case the low byte is the Character Column and the high byte is the Character Row.

DESCRIPTION OF OPERATION

VIDEO DISPLAY

Figure 1 indicates the relationship of the various program registers in the R6545-1 and the resultant video display.

Non-displayed areas of the Video Display are used for horizontal and vertical retrace functions of the CRT monitor. The horizontal and vertical sync signals, HSYNC and VSYNC, are programmed to occur during these intervals and are used to trigger the retrace in the CRT monitor. The pulse widths are constrained by the monitor requirements. The time position of the pulses may be adjusted to vary the display margins (left, right, top, and bottom).

REFRESH RAM ADDRESSING

Shared Memory Mode (R8, bit 3 = "0")

In this mode, the Refresh RAM address lines (MA0-MA13) directly reflect the contents of the internal refresh scan character counter. Multiplex control, to permit addressing and selection of the RAM by both the CPU and the CRTIC, must be provided external to the CRTIC. In the Row/Column address mode, lines MA0-MA7 become character column addresses (CC0-CC7) and MA8-MA13 become character row addresses (CR0-CR5).

ADDRESSING MODES

Row/Column

In this mode, the CRTC address lines (MA0-MA13) are generated as 8 column (MA0-MA7) and 6 row (MA8-MA13) addresses. Extra hardware is needed to compress this addressing into a straight binary sequence in order to conserve memory in the refresh RAM.

Binary

In this mode, the CRTC address lines are straight binary and no compression circuits are needed. However, software complexity is increased since the CRT characters cannot be stored in terms of their row and column locations, but must be sequential.

USE OF DYNAMIC RAM FOR REFRESH MEMORY

The R6545-1 permits the use of dynamic RAMS as storage devices for the Refresh RAM by continuing to increment memory addresses in the non-display intervals of the scan. This is a viable technique, since the Display Enable signal controls the actual video display blanking. Figure 2 illustrates Refresh RAM addressing for the case of binary addressing for 80 columns and 24 rows with 10 non-displayed columns and 10 non-displayed rows.

		TOTAL = 90																		
		DISPLAY = 80																		
TOTAL = 24 DISPLAY = 24		0	1	2	3		76	77	78	79	80	81		89						
		80	81	82	83		156	157	158	159	160	161		169						
		160	161	162			237	238	239	240				249						
		240	241	242				317	318	319	320			329						
		1680	1681	1682			1757	1758	1759	1760				1769						
		1760	1781	1762			1837	1838	1839	1840				1849						
		1840	1841	1842			1917	1918	1919	1920				1929						
		1920	1921	1922			1997	1998	1999	2000				2009						
		2000	2001	2002			2077	2078	2079	2080				2089						
	2640	2641	2642			2717	2718	2720					2729							

Figure 2. Memory Addressing Example (80 x 24)

CURSOR OPERATION

A one character wide cursor can be controlled by storing values into the Cursor Start Line (R10) and Cursor End Line (R11) registers and into the Cursor Position Address High (R14) and Cursor Position Low (R15) registers.

Bits 5 and 6 in the Cursor Start Line High Register (R10) control the cursor display and blink rate as follows:

Bit 6	Bit 5	Cursor Operating Mode
0	0	Display Cursor Continuously
0	1	Blank Cursor Continuously
1	0	Blink Cursor at 1/16 Field Rate
1	1	Blink Cursor at 1/32 Field Rate

The cursor of up to 32 characters in height can be displayed on and between the scan lines as loaded into the Cursor Start Line (R10) and Cursor End Line (R11) Registers.

The cursor is positioned on the screen by loading the Cursor Position Address High (R14) and Cursor Position Address Low (R15) registers with the desired refresh RAM address. The cursor can be positioned in any of the 16K character positions. Hardware paging and data scrolling is thus allowed without loss of cursor position. Figure 3 is an example of the display cursor scan line.




Figure 3. Cursor Display Scan Line Control Examples


MPU READ TIMING CHARACTERISTICS

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to $70^{\circ}C$, unless otherwise noted)

Characteristic	Symbol	1 MHz		2 MHz		Unit
		Min	Max	Min	Max	
Cycle Time	T_{CYC}	1.0	—	0.5	—	μs
$\phi 2$ Pulse Width	T_C	440	—	200	—	ns
Address Set-Up Time	T_{ACR}	180	—	90	—	ns
Address Hold Time	T_{CAR}	0	—	0	—	ns
R/\bar{W} Set-Up Time	T_{WCR}	180	—	90	—	ns
Read Access Time	T_{CDR}	—	340	—	150	ns
Read Hold Time	T_{HR}	10	—	10	—	ns
Data Bus Active Time (Invalid Data)	T_{CDA}	40	—	40	—	ns

(t_r and $t_f = 10$ to 30 ns)

READ CYCLE




MEMORY AND VIDEO INTERFACE CHARACTERISTICS


($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to $70^\circ C$, unless otherwise noted)

Characteristics	Symbol	1 MHz		2 MHz		Units
		Min	Max	Min	Max	
Char. Clock Cycle Time	T_{CCY}	0.4	40	0.4	40	μs
Char. Clock Pulse Width	T_{CCH}	200	-	200	-	ns
MA0-MA13 Propagation Delay	T_{MAD}	-	300	-	300	ns
RA0-RA4 Propagation Delay	T_{RAD}	-	300	-	300	ns
DISPLAY ENABLE Prop. Delay	T_{DTD}	-	450	-	450	ns
HYSYNC Propagation Delay	T_{HSD}	-	450	-	450	ns
VSYNC Propagation Delay	T_{VSD}	-	450	-	450	ns
Cursor Propagation Delay	T_{CDD}	-	450	-	450	ns
LPEN Strobe Width	T_{LPH}	150	-	150	-	ns
LPEN to CCLK Delay	T_{LP1}	20	-	20	-	ns
CCLK to LPEN Delay	T_{LP2}	0	-	0	-	ns

$t_r, t_f = 20$ ns (max)



LIGHT PEN STROBE TIMING DEFINITIONS



NOTE:

SLASH AREA DEFINES THE "WINDOW" IN WHICH AN LPEN POSITIVE EDGE WILL CAUSE ADDRESS N+2 TO LOAD INTO LIGHT PEN REGISTER. TRANSITIONS ON EITHER SIDE OF THIS "WINDOW" WILL RESULT IN UNPREDICTABLE VALUES BEING LOADED INTO THE LIGHT PEN REGISTER.

SPECIFICATIONS

Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to +7.0	Vdc
Input Voltage	V_{IN}	-0.3 to +7.0	Vdc
Operating Temperature Range	T_{OP}	0 to +70	$^{\circ}C$
Storage Temperature	T_{STG}	-55 to 150	$^{\circ}C$


All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be taken to prevent unnecessary application of voltages in excess of the allowable limits.

Electrical Characteristics

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0-70^{\circ}C$, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V_{IH}	2.0	V_{CC}	Vdc
Input Low Voltage	V_{IL}	0.3	0.8	Vdc
Input Leakage ($\overline{\text{O2}}, R/\overline{W}, \overline{RES}, \overline{CS}, RS, LPEN, CCLK$)	I_{IN}	—	2.5	μAdc
Three-State Input Leakage (D0-D7) ($V_{IN} = 0.4$ to $2.4V$)	I_{TSI}	—	10.0	μAdc
Output High Voltage $I_{LOAD} = 205 \mu\text{Adc}$ (D0-D7) $I_{LOAD} = 100 \mu\text{Adc}$ (all others)	V_{OH}	2.4	—	Vdc
Output Low Voltage $I_{LOAD} = 1.6 \text{ mAdc}$	V_{OL}	—	0.4	Vdc
Power Dissipation	P_D	—	1000	mW
Input Capacitance $\overline{\text{O2}}, R/\overline{W}, \overline{RES}, \overline{CS}, RS, LPEN, CCLK$	C_{IN}	—	10.0	pF
D0-D7		—	12.5	pF
Output Capacitance	C_{OUT}	—	10.0	pF

TEST LOAD



R=11KΩ FOR D0-D7
=24KΩ FOR ALL OTHER OUTPUTS




CRT Video Timer and Controller VTAC®

FEATURES

- Fully Programmable Display Format
 - Characters per data row (1-200)
 - Data rows per frame (1-64)
 - Raster scans per data row (1-16)
- Programmable Monitor Sync Format
 - Raster Scans/Frame (256-1023)
 - "Front Porch"
 - Sync Width
 - "Back Porch"
 - Interface/Non-Interlace
 - Vertical Blanking
- Lock Line Input (CRT 5057)
- Direct Outputs to CRT Monitor
 - Horizontal Sync
 - Vertical Sync
 - Composite Sync (CRT 5027, CRT 5037)
 - Blanking
 - Cursor coincidence
- Programmed via:
 - Processor data bus
 - External PROM
 - Mask Option ROM
- Standard or Non-Standard CRT Monitor Compatible
- Refresh Rate: 60Hz, 50Hz,...
- Scrolling
 - Single Line
 - Multi-Line
- Cursor Position Registers
- Character Format: 5x7, 7x9,...
- Programmable Vertical Data Positioning
- Balanced Beam Current Interlace (CRT 5037)
- Graphics Compatible

PIN CONFIGURATION



- Split-Screen Applications
 - Horizontal
 - Vertical
- Interface or Non-Interlace operation
- TTL Compatibility
- BUS Oriented
- High Speed Operation
- COPLAMOS® N-Channel Silicon Gate Technology
- Compatible with CRT 8002 VDACC™
- Compatible with CRT 7004

GENERAL DESCRIPTION

The CRT Video Timer and Controller Chip (VTAC)® is a user programmable 40-pin COPLAMOS® nchannel MOS/LSI device containing the logic functions required to generate all the timing signals for the presentation and formatting of interlaced and non-interlaced video data on a standard or non-standard CRT monitor.

With the exception of the dot counter, which may be clocked at a video frequency above 25 MHz and therefore not recommended for MOS implementation, all frame formatting, such as horizontal, vertical, and composite sync, characters per data row, data rows per frame, and raster scans per data row and per frame are totally user programmable. The data row counter has been designed to facilitate scrolling.

Programming is effected by loading seven 8 bit control registers directly off an 8 bit bidirectional data bus. Four register address lines and a chip select line provide complete microprocessor compatibility for program controlled set up. The device can be "self loaded" via an external PROM tied on the data bus as described in the OPERATION section. Formatting can also be programmed by a single mask option.

In addition to the seven control registers two additional registers are provided to store the cursor character and data row addresses for generation of the cursor video signal. The contents of these two registers can also be read out onto the bus for update by the program.


Three versions of the VTAC® are available. The CRT 5027 provides non-interlaced operation with an even or odd number of scan lines per data row, or interlaced operation with an even number of scan lines per data row. The CRT 5037 may be programmed for an odd or even number of scan lines per data row in both interlaced and non-interlaced modes. Programming the CRT 5037 for an odd number of scan lines per data row eliminates character distortion caused by the uneven beam current normally associated with odd field/even field interlacing of alphanumeric displays.

The CRT 5057 provides the ability to lock a CRT's vertical refresh rate, as controlled by the VTAC's® vertical sync pulse, to the 50 Hz or 60 Hz line frequency thereby eliminating the so called "swim" phenomenon. This is particularly well suited for European system requirements. The line frequency waveform, processed to conform to the VTAC's® specified logic levels, is applied to the line lock input. The VTAC® will inhibit generation of vertical sync until a zero to one transition on this input is detected. The vertical sync pulse is then initiated within one scan line after this transition rises above the logic threshold of the VTAC.®

To provide the pin required for the line lock input, the composite sync output is not provided in the CRT 5057.

Description of Pin Functions

Pin No.	Symbol	Name	Input/ Output	Function
25-18	DB \emptyset -7	Data Bus	I/O	Data bus. Input bus for control words from microprocessor or PROM. Bidirectional bus for cursor address.
3	CS	Chip Select	I	Signals chip that it is being addressed
39, 40, 1, 2	A \emptyset -3	Register Address	I	Register address bits for selecting one of seven control registers or either of the cursor address registers
9	\overline{DS}	Data Strobe	I	Strobes DB \emptyset -7 into the appropriate register or outputs the cursor character address or cursor line address onto the data bus
12	DCC	DOT Counter Carry	I	Carry from off chip dot counter establishing basic character clock rate. Character clock.
38-32	H \emptyset -6	Character Counter Outputs	O	Character counter outputs.
7, 5, 4	R1-3	Scan Counter Outputs	O	Three most significant bits of the Scan Counter; row select inputs to character generator.
31	H7/DR5	H7/DR5	O	Pin definition is user programmable. Output is MSB of Character Counter if horizontal line count (REG. \emptyset) is ≥ 128 ; otherwise output is MSB of Data Row Counter.
8	R \emptyset	Scan Counter LSB	O	Least significant bit of the scan counter. In the interlaced mode with an even number of scans per data row, R \emptyset will toggle at the field rate; for an odd number of scans per data row in the interlaced mode, R \emptyset will toggle at the data row rate.
26-30	DR \emptyset -4	Data Row Counter Outputs	O	Data Row counter outputs.
17	BL	Blank	O	Defines non active portion of horizontal and vertical scans.
15	HSYN	Horizontal Sync	O	Initiates horizontal retrace.
11	VSYN	Vertical Sync	O	Initiates vertical retrace.
10	CSYN/ LLI	Composite Sync Output/ Line Lock Input	O/I	Composite sync is provided on the CRT 5027 and CRT 5037. This output is active in non-interlaced mode only. Provides a true RS-170 composite sync wave form. For the CRT 5057, this pin is the Line Lock Input. The line frequency waveform, processed to conform to the VTAC's [®] specified logic levels, is applied to this pin.
16	CRV	Cursor Video	O	Defines cursor location in data field.
14	V _{CC}	Power Supply	PS	+5 volt Power Supply
13	V _{DD}	Power Supply	PS	+12 volt Power Supply



Operation

The design philosophy employed was to allow the device to interface effectively with either a microprocessor based or hardware logic system. The device is programmed by the user in one of two ways; via the processor data bus as part of the system initialization routine, or during power up via a PROM tied on the data bus and addressed directly by the Row Select outputs of the chip. (See figure 4). Seven 8 bit words are required to fully program the chip. Bit assignments for these words are shown in Table 1. The information contained in these seven words consists of the following:

Horizontal Formatting:

Characters/Data Row	A 3 bit code providing 8 mask programmable character lengths from 20 to 132. The standard device will be masked for the following character lengths; 20, 32, 40, 64, 72, 80, 96, and 132.
Horizontal Sync Delay	3 bits assigned providing up to 8 character times for generation of "front porch".
Horizontal Sync Width	4 bits assigned providing up to 15 character times for generation of horizontal sync width.
Horizontal Line Count	8 bits assigned providing up to 256 character times for total horizontal formatting.
Skew Bits	A 2 bit code providing from a 0 to 2 character skew (delay) between the horizontal address counter and the blank and sync (horizontal, vertical, composite) signals to allow for retiming of video data prior to generation of composite video signal. The Cursor Video signal is also skewed as a function of this code.

Vertical Formatting:

Interlaced/Non-interlaced	This bit provides for data presentation with odd/even field formatting for interlaced systems. It modifies the vertical timing counters as described below. A logic 1 establishes the interlace mode.
Scans/Frame	8 bits assigned, defined according to the following equations: Let X = value of 8 assigned bits. 1) in interlaced mode—scans/frame = $2X + 513$. Therefore for 525 scans, program X = 6 (00000110). Vertical sync will occur precisely every 262.5 scans, thereby producing two interlaced fields. Range = 513 to 1023 scans/frame, odd counts only. 2) in non-interlaced mode—scans/frame = $2X + 256$. Therefore for 262 scans, program X = 3 (00000011). Range = 256 to 766 scans/frame, even counts only. In either mode, vertical sync width is fixed at three horizontal scans ($\equiv 3H$).
Vertical Data Start	8 bits defining the number of raster scans from the leading edge of vertical sync until the start of display data. At this raster scan the data row counter is set to the data row address at the top of the page.
Data Rows/Frame	6 bits assigned providing up to 64 data rows per frame.
Last Data Row	6 bits to allow up or down scrolling via a preload defining the count of the last displayed data row.
Scans/Data Row	4 bits assigned providing up to 16 scan lines per data row.

Additional Features

Device Initialization:

Under microprocessor control—The device can be reset under system or program control by presenting a 1010 address on A3-0. The device will remain reset at the top of the even field page until a start command is executed by presenting a 1110 address on A3-0.

Via "Self Loading"—In a non-processor environment, the self loading sequence is effected by presenting and holding the 1111 address on A3-0, and is initiated by the receipt of the strobe pulse (DS). The 1111 address should be maintained long enough to insure that all seven registers have been loaded (in most applications under one millisecond). The timing sequence will begin one line scan after the 1111 address is removed. In processor based systems, self loading is initiated by presenting the 0111 address to the device. Self loading is terminated by presenting the start command to the device which also initiates the timing chain.

Scrolling—In addition to the Register 6 storage of the last displayed data row a "scroll" command (address 1011) presented to the device will increment the first displayed data row count to facilitate up scrolling in certain applications.

Control Registers Programming Chart

Horizontal Line Count: Characters/Data Row:	<p>Total Characters/Line = $N + 1$, $N = 0$ to 255 (DB0 = LSB)</p> <table border="0" style="margin-left: 20px;"> <tr><td>DB2</td><td>DB1</td><td>DB0</td><td></td></tr> <tr><td>0</td><td>0</td><td>0</td><td>= 20 Active Characters/Data Row</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>= 32</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>= 40</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>= 64</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>= 72</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>= 80</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>= 96</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>= 132</td></tr> </table>	DB2	DB1	DB0		0	0	0	= 20 Active Characters/Data Row	0	0	1	= 32	0	1	0	= 40	0	1	1	= 64	1	0	0	= 72	1	0	1	= 80	1	1	0	= 96	1	1	1	= 132
DB2	DB1	DB0																																			
0	0	0	= 20 Active Characters/Data Row																																		
0	0	1	= 32																																		
0	1	0	= 40																																		
0	1	1	= 64																																		
1	0	0	= 72																																		
1	0	1	= 80																																		
1	1	0	= 96																																		
1	1	1	= 132																																		
Horizontal Sync Delay:	= N , from 1 to 7 character times (DB0 = LSB) ($N = 0$ Disallowed)																																				
Horizontal Sync Width:	= N , from 1 to 15 character times (DB3 = LSB) ($N = 0$ Disallowed)																																				
Skew Bits	<table border="0" style="margin-left: 20px;"> <tr><td>DB7</td><td>DB8</td><td>Sync/Blank Delay (Character Times)</td><td>Cursor Delay</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>2</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>2</td><td>2</td></tr> </table>	DB7	DB8	Sync/Blank Delay (Character Times)	Cursor Delay	0	0	0	0	1	0	1	0	0	1	2	1	1	1	2	2																
DB7	DB8	Sync/Blank Delay (Character Times)	Cursor Delay																																		
0	0	0	0																																		
1	0	1	0																																		
0	1	2	1																																		
1	1	2	2																																		
Scans/Frame	<p>8 bits assigned, defined according to the following equations: Let X = value of 8 assigned bits. (DB0 = LSB)</p> <p>1) in interlaced mode—scans/frame = $2X + 513$. Therefore for 525 scans, program $X = 6$ (00000110). Vertical sync will occur precisely every 262.5 scans, thereby producing two interlaced fields. Range = 513 to 1023 scans/frame, odd counts only.</p> <p>2) in non-interlaced mode—scans/frame = $2X + 256$. Therefore for 262 scans, program $X = 3$ (00000011). Range = 256 to 766 scans/frame, even counts only.</p> <p>In either mode, vertical sync width is fixed at three horizontal scans (= 3H).</p>																																				
Vertical Data Start:	N = number of raster lines delay after leading edge of vertical sync of vertical start position. (DB0 = LSB)																																				
Data Rows/Frame:	Number of data rows = $N + 1$, $N = 0$ to 63 (DB0 = LSB)																																				
Last Data Row:	N = Address of last displayed data row, $N = 0$ to 63, ie; for 24 data rows, program $N = 23$. (DB0 = LSB)																																				
Mode:	Register, 1, DB7 = 1 establishes Interlace.																																				
Scans/Data Row:	<p style="text-align: center;">Interlace Mode</p> <p>CRT 5027: Scans per Data Row = $N + 1$ where N = programmed number of data rows. $N = 0$ to 15. Scans per data row must be even counts only. CRT 5037, CRT 5057: Scans per data Row = $N + 2$. $N = 0$ to 14, odd or even counts.</p> <p style="text-align: center;">Non-Interlace Mode</p> <p>CRT 5027, CRT 5037, CRT 5057: Scans per Data Row = $N + 1$, odd or even count. $N = 0$ to 15.</p>																																				





Figure 4.
SELF LOADING SCHEME
FOR VTAC® SET-UP

Register Selects/Command Codes

A3	A2	A1	A0	Select/Command	Description
0	0	0	0	Load Control Register 0	See Table 1 Command from processor instructing VTAC [®] to enter Self Load Mode (via external PROM)
0	0	0	1	Load Control Register 1	
0	0	1	0	Load Control Register 2	
0	0	1	1	Load Control Register 3	
0	1	0	0	Load Control Register 4	
0	1	0	1	Load Control Register 5	
0	1	1	0	Load Control Register 6	
0	1	1	1	Processor Initiated Self Load	
1	0	0	0	Read Cursor Line Address	Resets timing chain to top left of page. Reset is latched on chip by \overline{DS} and counters are held until released by start command.
1	0	0	1	Read Cursor Character Address	
1	0	1	0	Reset	
1	0	1	1	Up Scroll	Increments address of first displayed data row on page. ie; prior to receipt of scroll command—top line = 0, bottom line = 23. After receipt of Scroll Command—top line = 1, bottom line = 0.
1	1	0	0	Load Cursor Character Address*	Receipt of this command after a Reset or Processor Self Load command will release the timing chain approximately one scan line later. In applications requiring synchronous operation of more than one CRT 5027 the dot counter carry should be held low during the \overline{DS} for this command.
1	1	0	1	Load Cursor Line Address*	
1	1	1	0	Start Timing Chain	
1	1	1	1	Non-Processor Self Load	Device will begin self load via PROM when \overline{DS} goes low. The 1111 command should be maintained on A3-0 long enough to guarantee self load. (Scan counter should cycle through at least once). Self load is automatically terminated and timing chain initiated when the all "1's" condition is removed, independent of \overline{DS} . For synchronous operation of more than one VTAC [®] , the Dot Counter Carry should be held low when the command is removed.

*NOTE: During Self-Load, the Cursor Character Address Register (REG 7) and the Cursor Row Address Register (REG 8) are enabled during states 0111 and 1000 of the R3-R0 Scan Counter outputs respectively. Therefore, Cursor data in the PROM should be stored at these addresses.

TABLE 1



AC TIMING DIAGRAMS

FIGURE 1 VIDEO TIMING




FIGURE 2 LOAD/READ TIMING






FIGURE 3 SCAN AND DATA ROW COUNTER TIMING



*R0-3 and DR0-5 may change prior to the falling edge of H sync

CRT 5057 LINE LOCK



MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range0°C to + 70°C
Storage Temperature Range-55°C to +150°C
Lead Temperature (soldering, 10 sec.)+325°C
Positive Voltage on any Pin, with respect to ground+18.0V
Negative Voltage on any Pin, with respect to ground-0.3V

*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. For example, the bench power supply programmed to deliver +12 volts may have large voltage transients when the AC power is switched on and off. If this possibility exists it is suggested that a clamp circuit be used.

ELECTRICAL CHARACTERISTICS (T_A=0°C to 70°C, V_{CC}= +5V ±5%, V_{DD}= +12V ±5%, unless otherwise noted)

Parameter	Min.	Typ.	Max.	Unit	Comments
D.C. CHARACTERISTICS					
INPUT VOLTAGE LEVELS					
Low Level, V _{IL}			0.8	V	
High Level, V _{IH}	V _{CC} -1.5		V _{CC}	V	
OUTPUT VOLTAGE LEVELS					
Low Level—V _{OL} for R ₀ -3			0.4	V	I _{OL} = 3.2ma
Low Level—V _{OL} all others			0.4	V	I _{OL} = 1.6ma
High Level—V _{OH} for R ₀ -3, DB ₀ -7	2.4				I _{OH} = 80μa
High Level—V _{OH} all others	2.4				I _{OH} = 40μa
INPUT CURRENT					
Low Level, I _{IL} (Address, CS only)			250	μA	V _{IN} = 0.4V
Leakage, I _{IL} (All Inputs except Address, CS)			10	μA	0 ≤ V _{IN} ≤ V _{CC}
INPUT CAPACITANCE					
Data Bus, C _{IN}		10	15	pF	
DS, Clock, C _{IN}		25	40	pF	
All other, C _{IN}		10	15	pF	
DATA BUS LEAKAGE in INPUT MODE					
I _{DB}			10	μA	0.4V ≤ V _{IN} ≤ 5.25V
POWER SUPPLY CURRENT					
I _{CC}		80	100	mA	
I _{DD}		40	70	mA	
A.C. CHARACTERISTICS					
DOT COUNTER CARRY					
frequency	0.2		4.0	MHz	Figure 1
PW _H	35			ns	Figure 1
PW _L	215			ns	Figure 1
tr, t _f		10	50	ns	Figure 1
DATA STROBE					
PW _{DS}	150ns		10μs		Figure 2
ADDRESS, CHIP SELECT					
Set-up time	125			ns	Figure 2
Hold time	50			ns	Figure 2
DATA BUS—LOADING					
Set-up time	125			ns	Figure 2
Hold time	75			ns	Figure 2
DATA BUS—READING					
T _{DEL2}			125	ns	Figure 2, CL=50pF
T _{DEL4}	5		60	ns	Figure 2, CL=50pF
OUTPUTS: H₀-7, HS, VS, BL, CRV,					
CS-T _{DEL1}			125	ns	Figure 1, CL=20pF
OUTPUTS: R₀-3, DR₀-5					
T _{DEL3}	*		500	ns	Figure 3, CL=20pF


*R₀-3 and DR₀-5 may change prior to the falling edge of H sync

Restrictions


1. Only one pin is available for strobing data into the device via the data bus. The cursor X and Y coordinates are therefore loaded into the chip by presenting one set of addresses and outputted by presenting a different set of addresses. Therefore the standard WRITE and READ control signals from most microprocessors must be "NORed" externally to present a single strobe (DS) signal to the device.
2. In interlaced mode the total number of character slots assigned to the horizontal scan must be even to insure that vertical sync occurs precisely between horizontal sync pulses.

SECTION IV


General Timing



Composite Sync Timing



Vertical Sync Timing



EXAMPLE BASED ON Non Interlaced (Reg 1 Bit 7 0) 24 data rows 10 scans data row

Start-up, CRT 5027

When employing microprocessor controlled loading of the CRT 5027's registers, the following sequence of instructions is necessary:

ADDRESS	COMMAND
1 1 1 0	Start Timing Chain
1 0 1 0	Reset
0 0 0 0	Load Register 0
⋮	⋮
0 1 1 0	Load Register 6
1 1 1 0	Start Timing Chain

The sequence of START RESET LOAD START is necessary to insure proper initialization of the registers.

This sequence is not required if register loading is via either of the Self Load modes. This sequence is optional with the CRT 5037 or CRT 5057.

STANDARD MICROSYSTEMS CORPORATION

35 Marconi Blvd. Haverhill, MA 01771
 (603) 273-3100 FAX: (603) 271-8668
 We keep ahead of our competition so you can keep ahead of yours.

Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.


Universal Asynchronous Receiver/Transmitter UART

FEATURES


- Direct TTL Compatibility—no interfacing circuits required
- Full or Half Duplex Operation—can receive and transmit simultaneously at different baud rates
- Fully Double Buffered—eliminates need for precise external timing
- Start Bit Verification—decreases error rate
- Fully Programmable—data word length, parity mode, number of stop bits; one, one and one-half, or two
- High Speed Operation—40K baud, 200ns strobes
- Master Reset—Resets all status outputs
- Tri-State Outputs—bus structure oriented
- Low Power—minimum power requirements
- Input Protected—eliminates handling problems
- Ceramic or Plastic Dip Package—easy board insertion

GENERAL DESCRIPTION

The Universal Asynchronous Receiver/Transmitter is an MOS/LSI monolithic circuit that performs all the receiving and transmitting functions associated with asynchronous data communications. This circuit is fabricated using SMC's P-channel low voltage oxide-nitride technology. The duplex mode, baud rate, data word length, parity mode, and number of stop bits are independently programmable through the use of external controls. There may be 5, 6, 7 or 8 data bits, odd/even or no parity, and 1, or 2 stop bits or 1.5 stop bits when utilizing a 5-bit code from the COM 2017 or COM 2017/H. The UART can operate in either the full or half duplex mode. These programmable features provide the user with the ability to interface with all asynchronous peripherals.



SECTION III



DESCRIPTION OF OPERATION — TRANSMITTER

At start-up the power is turned on, a clock whose frequency is 16 times the desired baud rate is applied and master reset is pulsed. Under these conditions TBMT, TEOC, and TSO are all at a high level (the line is marking).


When TBMT and TEOC are high, the control bits may be set. After this has been done the data bits may be set. Normally, the control bits are strobed into the transmitter prior to the data bits. However, as long as minimum pulse width specifications are not violated, TDS and CS may occur simultaneously. Once the data strobe (TDS) has been pulsed the TBMT signal goes low, indicating that the data bits buffer register is full and unavailable to receive new data.

If the transmitter shift register is transmitting previously loaded data the TBMT signal remains low. If the transmitter shift register is empty, or when it is through transmitting the previous character, the data in the buffer register is loaded immediately into the transmitter shift register and data transmission

commences. TSO goes low (the start bit), TEOC goes low, the TBMT goes high indicating that the data in the data bits buffer register has been loaded into the transmitter shift register and that the data bits buffer register is available to be loaded with new data.

If new data is loaded into the data bits buffer register at this time, TBMT goes low and remains in this state until the present transmission is completed. One full character time is available for loading the next character with no loss in speed of transmission. This is an advantage of double buffering.

Data transmission proceeds in an orderly manner: start bit, data bits, parity bit (if selected), and the stop bit(s). When the last stop bit has been on the line for one bit time TEOC goes high. If TBMT is low, transmission begins immediately. If TBMT is high the transmitter is completely at rest and, if desired, new control bits may be loaded prior to the next data transmission.



DESCRIPTION OF OPERATION — RECEIVER

At start-up the power is turned on, a clock whose frequency is 16 times the desired baud rate is applied and master reset is pulsed. The data available (RDA) signal is now low. There is one set of control bits for both the receiver and transmitter.

Data reception begins when the serial input line transitions from mark (high) to space (low). If the RSI line remains spacing for a 1/2 bit time, a genuine start bit is verified. Should the line return to a mark-

ing condition prior to a 1/2 bit time, the start bit verification process begins again. A mark to space transition must occur in order to initiate start bit verification. Once a start bit has been verified, data reception proceeds in an orderly manner: start bit verified and received, data bits received, parity bit received (if selected) and the stop bit(s) received.


If the transmitted parity bit does not agree with the received parity bit, the parity error flip-flop of the

status word buffer register is set high, indicating a parity error. However, if the no parity mode is selected, the parity error flip-flop is unconditionally held low, inhibiting a parity error indication. If a stop bit is not received, due to an improperly framed character, the framing error flip-flop is set high, indicating a framing error.

Once a full character has been received internal logic looks at the data available (RDA) signal. If, at this instant, the RDA signal is high the receiver assumes that the previously received character has

not been read out and the over-run flip-flop is set high. The only way the receiver is aware that data has been read out is by having the data available reset low.

At this time the RDA output goes high indicating that all outputs are available to be examined. The receiver shift register is now available to begin receiving the next character. Due to the double buffered receiver, a full character time is available to remove the received character.



DESCRIPTION OF PIN FUNCTIONS

PIN NO.	SYMBOL	NAME	FUNCTION
1	V _{CC}	Power Supply	+5 volt Supply
2	V _{DD}	Power Supply	-12 volt Supply
3	GND	Ground	Ground
4	$\overline{\text{RDE}}$	Received Data Enable	A low-level input enables the outputs (RD8-RD1) of the receiver buffer register.
5-12	RD8-RD1	Receiver Data Outputs	These are the 8 tri-state data outputs enabled by $\overline{\text{RDE}}$. Unused data output lines, as selected by NDB1 and NDB2, have a low-level output, and received characters are right justified, i.e. the LSB always appears on the RD1 output.
13	RPE	Receiver Parity Error	This tri-state output (enabled by $\overline{\text{SWE}}$) is at a high-level if the received character parity bit does not agree with the selected parity.
14	RFE	Receiver Framing Error	This tri-state output (enabled by $\overline{\text{SWE}}$) is at a high-level if the received character has no valid stop bit.

DESCRIPTION OF PIN FUNCTIONS


PIN NO.	SYMBOL	NAME	FUNCTION
15	ROR	Receiver Over Run	This tri-state output (enabled by $\overline{\text{SWE}}$) is at a high-level if the previously received character is not read (RDA output not reset) before the present character is transferred into the receiver buffer register.
16	$\overline{\text{SWE}}$	Status Word Enable	A low-level input enables the outputs (RPE, RFE, ROR, RDA, and TBMT) of the status word buffer register.
17	RCP	Receiver Clock	This input is a clock whose frequency is 16 times (16X) the desired receiver baud rate.
18	$\overline{\text{RDAR}}$	Receiver Data Available Reset	A low-level input resets the RDA output to a low-level.
19	RDA	Receiver Data Available	This tri-state output (enabled by $\overline{\text{SWE}}$) is at a high-level when an entire character has been received and transferred into the receiver buffer register.
20	RSI	Receiver Serial Input	This input accepts the serial bit input stream. A high-level (mark) to low-level (space) transition is required to initiate data reception.
21	MR	Master Reset	This input should be pulsed to a high-level after power turn-on. This sets TSO, TEOC, and TBMT to a high-level and resets RDA, RPE, RFE and ROR to a low-level.
22	TBMT	Transmitter Buffer Empty	This tri-state output (enabled by $\overline{\text{SWE}}$) is at a high-level when the transmitter buffer register may be loaded with new data.
23	$\overline{\text{TDS}}$	Transmitter Data Strobe	A low-level input strobe enters the data bits into the transmitter buffer register.
24	TEOC	Transmitter End of Character	This output appears as a high-level each time a full character is transmitted. It remains at this level until the start of transmission of the next character or for one-half of a TCP period in the case of continuous transmission.
25	TSO	Transmitter Serial Output	This output serially provides the entire transmitted character. TSO remains at a high-level when no data is being transmitted.
26-33	TD1-TD8	Transmitter Data Inputs	There are 8 data input lines (strobed by $\overline{\text{TDS}}$) available. Unused data input lines, as selected by NDB1 and NDB2, may be in either logic state. The LSB should always be placed on TD1.
34	CS	Control Strobe	A high-level input enters the control bits (NDB1, NDB2, NSB, POE and NPB) into the control bits holding register. This line may be strobed or hard wired to a high-level.
35	NPB	No Parity Bit	A high-level input eliminates the parity bit from being transmitted; the stop bit(s) immediately follow the last data bit. In addition, the receiver requires the stop bit(s) to follow immediately after the last data bit. Also, the RPE output is forced to a low-level. See pin 39, POE.

DESCRIPTION OF PIN FUNCTION


PIN NO.	SYMBOL	NAME	FUNCTION															
36	NSB	Number of Stop Bits	This input selects the number of stop bits. A low-level input selects 1 stop bit; a high-level input selects 2 stop bits. Selection of 2 stop bits when programming a 5 data bit word generates 1.5 stop bits from the COM 2017 or COM 2017/H.															
37-38	NDB2, NDB1	Number of Data Bits/Character	These 2 inputs are internally decoded to select either 5, 6, 7, or 8 data bits/character as per the following truth table: <table style="margin-left: auto; margin-right: auto;"> <tr> <td>NDB2</td> <td>NDB1</td> <td>data bits/character</td> </tr> <tr> <td>L</td> <td>L</td> <td>5</td> </tr> <tr> <td>L</td> <td>H</td> <td>6</td> </tr> <tr> <td>H</td> <td>L</td> <td>7</td> </tr> <tr> <td>H</td> <td>H</td> <td>8</td> </tr> </table>	NDB2	NDB1	data bits/character	L	L	5	L	H	6	H	L	7	H	H	8
NDB2	NDB1	data bits/character																
L	L	5																
L	H	6																
H	L	7																
H	H	8																
39	POE	Odd/Even Parity Select	The logic level on this input, in conjunction with the NPB input, determines the parity mode for both the receiver and transmitter, as per the following truth table: <table style="margin-left: auto; margin-right: auto;"> <tr> <td>NPB</td> <td>POE</td> <td>MODE</td> </tr> <tr> <td>L</td> <td>L</td> <td>odd parity</td> </tr> <tr> <td>L</td> <td>H</td> <td>even parity</td> </tr> <tr> <td>H</td> <td>X</td> <td>no parity</td> </tr> </table> X = don't care	NPB	POE	MODE	L	L	odd parity	L	H	even parity	H	X	no parity			
NPB	POE	MODE																
L	L	odd parity																
L	H	even parity																
H	X	no parity																
40	TCP	Transmitter Clock	This input is a clock whose frequency is 16 times (16X) the desired transmitter baud rate.															

SECTION III

TRANSMITTER TIMING—8 BIT, PARITY, 2 STOP BITS




TRANSMITTER START-UP




Upon data transmission initiation, or when not transmitting at 100% line utilization, the start bit will be placed on the TSO line at the high to low transition of the TCP clock following the trailing edge of TDS.

RECEIVER TIMING—8 BIT, PARITY, 2 STOP BITS



*The RDA line was previously not reset (ROR = high-level).
 **The RDA line was previously reset (ROR = low-level).

START BIT DETECT/VERIFY



If the RSI line remains spacing for a 1/2 bit time, a genuine start bit is verified. Should the line return to a marking condition prior to a 1/2 bit time, the start bit verification process begins again.

MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range	0° C to +70° C
Storage Temperature Range	-55° C to +150° C
Lead Temperature (soldering, 10 sec.)	+325° C
Positive Voltage on any Pin, V _{CC}	+0.3V
Negative Voltage on any Pin, V _{CC}	-25V

*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


ELECTRICAL CHARACTERISTICS (T_A = 0° C to 70° C, V_{CC} = +5V ±5%, V_{DD} = -12V ±5%, unless otherwise noted)

Parameter	Min.	Typ.	Max.	Unit	Conditions
D.C. CHARACTERISTICS					
INPUT VOLTAGE LEVELS					
Low-level, V _{IL}	V _{DD}		0.8	V	
High-level, V _{IH}	V _{CC} -1.5		V _{CC}	V	
OUTPUT VOLTAGE LEVELS					
Low-level, V _{OL}		0.2	0.4	V	I _{OL} = 1.6mA
High-level, V _{OH}	2.4	4.0		V	I _{OH} = 100µA
INPUT CURRENT					
Low-level, I _{IL}			1.6	mA	see note 4
OUTPUT CURRENT					
Leakage, I _{LO}			-1	µA	SWE = RDE = V _{IH} , 0 ≤ V _{OUT} ≤ +5V
Short circuit, I _{OS} **			10	mA	V _{OUT} = 0V
INPUT CAPACITANCE					
All inputs, C _{IN}		5	10	pf	V _{IN} = V _{CC} , f = 1MHz
OUTPUT CAPACITANCE					
All outputs, C _{OUT}		10	20	pf	SWE = RDE = V _{IH} , f = 1MHz
POWER SUPPLY CURRENT					
I _{CC}			28	mA	All outputs = V _{OH} , All inputs = V _{CC}
I _{DD}			28	mA	
A.C. CHARACTERISTICS					
T _A = +25° C					
CLOCK FREQUENCY					
(COM2502, COM2017)	DC		400	KHz	RCP, TCP
(COM2502H, COM2017H)	DC		640	KHz	RCP, TCP
PULSE WIDTH					
Clock	1			µs	RCP, TCP
Master reset	500			ns	MR
Control strobe	200			ns	CS
Transmitter data strobe	200			ns	TDS
Receiver data available reset	200			ns	RDAR
INPUT SET-UP TIME					
Data bits	≥0			ns	TD1-TD8
Control bits	≥0			ns	NPB, NSB, NDB2, NDB1, POE
INPUT HOLD TIME					
Data bits	≥0			ns	TD1-TD8
Control bits	≥0			ns	NPB, NSB, NDB2, NDB1, POE
STROBE TO OUTPUT DELAY					
Receive data enable			350	ns	RDE: T _{PD1} , T _{PD0}
Status word enable			350	ns	SWE: T _{PD1} , T _{PD0}
OUTPUT DISABLE DELAY					
			350	ns	RDE, SWE

**Not more than one output should be shorted at a time.


- NOTES: 1. If the transmitter is inactive (TEOC and TBMT are at a high-level) the start bit will appear on the TSO line within one clock period (TCP) after the trailing edge of TDS.
 2. The start bit (mark to space transition) will always be detected within one clock period of RCP, guaranteeing a maximum start bit slippage of 1/16th of a bit time.
 3. The tri-state output has 3 states: 1) low impedance to V_{CC} 2) low impedance to GND 3) high impedance OFF ≅ 10M ohms. The "OFF" state is controlled by the SWE and RDE inputs.
 4. Under steady state conditions no current flows for TTL or MOS interfacing. (COM 2502 or COM 2502/H)

DATA/CONTROL TIMING DIAGRAM




*Input information (Data/Control) need only be valid during the last TPW , min time of the input strobes (TDS, CS).


OUTPUT TIMING DIAGRAM




NOTE: Waveform drawings not to scale for clarity.



FLOW CHART—TRANSMITTER



FLOW CHART—RECEIVER



STANDARD MICROSYSTEMS CORPORATION
 35 Marcus Blvd. Hauppauge, N.Y. 11787
 (516) 273-3100 FAX: 516 277-8806
 We keep ahead of our competition so you can keep ahead of yours.

Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.

APPENIX D

KEYBOARD MATRIX

912C/920C

Below is the matrix ("schematic") that is expected on the keyboard attached to connector P1. The character interpretation is actually a firmware decision.

COLUMN		#0	#1	#2	#3	#4	#5	#6	#7
PIN#		8	9	10	11	12	13	14	15
ROW #0	20	N	\$	R	G	LINE FEED	BLOCK CONV		
#1	16	X	ESC	TAB	A	I	L	-	Z
#2	21	M	5	T	H			*	8
#3	17	C	1	Q	S	O	:	+	CLEAR
#4	22	<	^	Y	J	"	?	(
#5	18	V	@	W	D	'	/)	DEL
#6	23	>	&	U	K]	SPACE	BACK	HOME
#7	19	B	#	E	F	[RETURN	~	}
#8	26					BACK TAB	SEND PAGE	SEND LINE	PAGE ERASE
#9	25	LINE ERA	LINE DEL	LINE INS	CHAR DEL	CHAR INS	F11	F10	F9
#10	24	F8	F7	F6	F5	F4	F3	F2	F1
#11	7								

ALPHA LOCK	3
SHIFT	4
FUNCT	5
CTRL	6
GROUND	1,2


APPENDIX D

KEYBOARD MATRIX

912B/920B

Below is the matrix ("schematic") that is expected on the keyboard attached to connector P1. The character interpretation is actually a firmware decision.

COLUMN		#0	#1	#2	#3	#4	#5	#6	#7
	PIN # →	8	9	10	11	12	13	14	15
ROW #0	20	N	4	R	G	CR	PAGE]	→
#1	16	X	TAB	ESC	A	I	L	:	Z
#2	21	M	5	T	H	PRINT	←	8	↑
#3	17	C	1	Q	S	O	:	-	CLEAR
#4	22	,	6	Y	J	RUB	/	9	↓
#5	18	V	2	W	D	P	@	0	CLR TAB
#6	23	.	7	U	K	BREAK	SP	^	HOME
#7	19	B	3	E	F	LF	\	[PROT
#8	26								
#9	25					BRK TAB	SND PAI	SD LIN	PG ERA
#10	24	LIN ERA	LIN DEL	LIN INS	CHR DEL	CHR INS	F11	F10	F9
#11	7	F8	F7	F6	F5	F4	F3	F2	F1



APPENDIX E

CONNECTOR LISTS

P1	KEYBOARD CONNECTOR (See also Appendix D)		
PIN 1	Ground for Keyboard		
2	"	"	"
3	Input from keyboard	ALPHA KEY	Bit 6 of 40C to 40F
4	"	"	" SHFT KEY " 4 " " "
5	"	"	" FUNC KEY " 2 " " "
6	"	"	" CTL KEY " 3 " " "
7	Input from keyboard	Matrix	Bit 5 of 40F
8	Output to keyboard	Matrix Column	Bit 0 of Port 1
9	Output to keyboard	Matrix Column	Bit 1 of Port 1
10	Output to keyboard	Matrix Column	Bit 2 of Port 1
11	Output to keyboard	Matrix Column	Bit 3 of Port 1
12	Output to keyboard	Matrix Column	Bit 4 of Port 1
13	Output to keyboard	Matrix Column	Bit 5 of Port 1
14	Output to keyboard	Matrix Column	Bit 6 of Port 1
15	Output to keyboard	Matrix Column	Bit 7 of Port 1
16	Input from keyboard	Matrix	Bit 1 of 40C
17	Input from keyboard	Matrix	Bit 1 of 40D
18	Input from keyboard	Matrix	Bit 1 of 40E
19	Input from keyboard	Matrix	Bit 1 of 40F
20	Input from keyboard	Matrix	Bit 0 of 40C
21	Input from keyboard	Matrix	Bit 0 of 40D
22	Input from keyboard	Matrix	Bit 0 of 40E
23	Input from keyboard	Matrix	Bit 0 of 40F
24	Input from keyboard	Matrix	Bit 5 of 40E

P1 KEYBOARD CONNECTOR (Continued)

- 25 Input from keyboard Matrix Bit 5 of 40D
- 26 Input from keyboard Matrix Bit 5 of 40C

P2 VIDEO CONNECTOR

- PIN 1 +HSYNC
- 2 "KEY"
- 3 VIDEO SHIELD GROUND
- 4 +VIDEO
- 5 -VSYNC
- 6 +TTL VIDEO (or -COMPSYNC with S2-10, 11 open)

P3 COMPUTER PORT

- PIN 1
- 2 TXD (RS232) Transmit Data, Output
- 3 RCVD (RS232) Receive Data, Input
- 4 RTS (RS232) Request to Send, Output
- 5 CTS (RS232) Clear to Send, Input
- 6 DCR2 (RS232) "Data Carrier Ready, (S5-2, 13), Input
- 7 GROUND
- 8 DCR1 (RS232) "Data Carrier Ready" (S5-1, 14), Input
- 9
- 10
- 11
- 12 RXD1 (TTY) Current Loop Receive Data 1, Input
- 13 TXD2 (TTY) Current Loop Transmit Data 2, (Return) Output
- 14
- 15
- 16
- 17

P3 COMPUTER PORT (Continued)

PIN 18

19

20 DTR (RS232) Data Terminal Ready (S5-3, 12 and S5-4,11), Output

21

22

23

24 RXD2 (TTY) Current Loop Receive Data 2 (Returns) Input

25 TXD1 (TTY) Current Loop Transmit Data 1, Output

P4 PRINTER PORT

PIN 1

2

3 PRT DATA (RS232) Transmit Data, Output

4

5

6 TERM RDY2 (RS232) "Terminal Ready" (W12), Output

7 GROUND

8 TERM RDY1 (RS232) "Terminal Ready" (W13), Output

9

10

11

12

13

14

15

16

17

P4 PRINTER PORT (Continued)

PIN 18

19

20 +PRTRDY (RS232) Printer Ready, Input

21

22

23

24

25

P5 POWER SUPPLY CONNECTOR

PIN 1 -12V

2 "KEY"

3 GROUND

4 +5V

5 +12V

P7


PIN 1 Speaker 8 Ω

2 " "



Z8400 Z80[®] CPU Central Processing Unit

Features



Pin Descriptions

A₀-A₁₅. *Address Bus* (output, active High, 3-state). A₀-A₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

BUSACK. *Bus Acknowledge* (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.

BUSREQ. *Bus Request* (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

D₀-D₇. *Data Bus* (input/output, active High, 3-state). D₀-D₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

HALT. *Halt State* (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a non-maskable or a maskable interrupt (with the

mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

INT. *Interrupt Request* (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.

IORQ. *Input/Output Request* (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with M1 during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.

M1. *Machine Cycle One* (output, active Low). M1, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M1, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. *Memory Request* (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

NMI. *Non-Maskable Interrupt* (input, active Low). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

RD. *Memory Read* (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

RESET. *Reset* (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

RFSH. *Refresh* (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be

used as a refresh address to the system's dynamic memories.

WAIT. *Wait* (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended

WAIT periods can prevent the CPU from refreshing dynamic memory properly.

WR. *Memory Write* (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

Instruction Set

The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the Z80 instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The *Z80 CPU Technical Manual* (03-0029-01) and *Assembly Language Programming Manual* (03-0002-01) contain significantly more details for programming use.

The instructions are divided into the following categories:

- 8-bit loads
- 16-bit loads
- Exchanges, block transfers, and searches
- 8-bit arithmetic and logic operations
- General-purpose arithmetic and CPU control
- 16-bit arithmetic operations
- Rotates and shifts
- Bit set, reset, and test operations
- Jumps
- Calls, returns, and restarts
- Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- Immediate
- Immediate extended
- Modified page zero
- Relative
- Extended
- Indexed
- Register
- Register indirect
- Implied
- Bit

8-Bit Load Group

Mnemonic	Symbolic Operation	S	Z	Flags	P/V	N	C	Opcode	70	545	510	Hex	No. of Bytes	No. of Cycles	No. of T States	Comments	
LD r, r'	r - r'	*	*	X	X	*	*	01 r r'	1	1	4	r r'	1	4	r r'	Reg.	
LD r, n	r - n	*	*	X	X	*	*	00 r 110	2	2	7	00	2	7	000	B	
LD r, (HL)	r - (HL)	*	*	X	X	*	*	01 r 110	1	2	7	010	3	5	19	010	C
LD r, (IX+d)	r - (IX+d)	*	*	X	X	*	*	11 011 101	3	5	19	011	3	5	19	011	E
LD r, (IY+d)	r - (IY+d)	*	*	X	X	*	*	11 111 101	3	5	19	111	3	5	19	111	A
LD (HL), r	(HL) - r	*	*	X	X	*	*	01 110 r	1	2	7	01	1	2	7	010	D
LD (IX+d), r	(IX+d) - r	*	*	X	X	*	*	11 011 101	3	5	19	011	3	5	19	011	H
LD (IY+d), r	(IY+d) - r	*	*	X	X	*	*	11 111 101	3	5	19	111	3	5	19	111	L
LD (HL), n	(HL) - n	*	*	X	X	*	*	00 110 110	3	2	3	10	00	3	10	000	F
LD (IX+d), n	(IX+d) - n	*	*	X	X	*	*	11 011 101	4	5	19	011	4	5	19	011	I
LD (IY+d), n	(IY+d) - n	*	*	X	X	*	*	11 111 101	4	5	19	111	4	5	19	111	J
LD A, (BC)	A - (BC)	*	*	X	X	*	*	00 001 010	1	2	7	00	1	2	7	000	G
LD A, (DE)	A - (DE)	*	*	X	X	*	*	00 011 010	1	2	7	00	1	2	7	000	K
LD A, (nn)	A - (nn)	*	*	X	X	*	*	00 111 010	3	4	13	00	3	4	13	000	M
LD (BC), A	(BC) - A	*	*	X	X	*	*	00 000 010	1	2	7	00	1	2	7	000	N
LD (DE), A	(DE) - A	*	*	X	X	*	*	00 010 010	1	2	7	00	1	2	7	000	O
LD (nn), A	(nn) - A	*	*	X	X	*	*	00 110 010	3	4	13	00	3	4	13	000	P
LD A, I	A - I	1	1	X	0	X	IFF 0	11 101 101	2	2	9	101	2	2	9	101	Q
LD A, R	A - R	1	1	X	0	X	IFF 0	11 101 101	2	2	9	101	2	2	9	101	R
LD I, A	I - A	*	*	X	X	*	*	11 101 101	2	2	9	101	2	2	9	101	S
LD R, A	R - A	*	*	X	X	*	*	11 101 101	2	2	9	101	2	2	9	101	T

NOTES: r, r' means any of the registers A, B, C, D, E, H, L. IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag.

For an explanation of flag notation and symbols for mnemonic tables, see Symbolic Notation section following tables.

16-Bit Load Group

Mnemonic	Symbolic Operation	S	Z	Flags	P/V	M	C	Opcode 78 543 210 Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
LD dd, nn	dd ← nn	•	•	X • X • • •	•	•	•	00 d40 001 -- n -- 00 DE	3	3	10	dd Pair 00 BC 01 DE 10 HL 11 SP
LD IX, nn	IX ← nn	•	•	X • X • • •	•	•	•	11 011 101 DD 00 100 001 21 -- n -- -- n --	4	4	14	
LD IY, nn	IY ← nn	•	•	X • X • • •	•	•	•	11 111 101 FD 00 100 001 21 -- n -- -- n --	4	4	14	
LD HL, (nn)	H ← (nn + 1) L ← (nn)	•	•	X • X • • •	•	•	•	00 101 010 2A -- n -- -- n --	3	5	16	
LD dd, (nn)	ddH ← (nn + 1) ddL ← (nn)	•	•	X • X • • •	•	•	•	11 101 101 ED 01 dd1 011 -- n -- -- n --	4	6	20	
LD IX, (nn)	IXH ← (nn + 1) IXL ← (nn)	•	•	X • X • • •	•	•	•	11 011 101 DD 00 101 010 2A -- n -- -- n --	4	6	20	
LD IY, (nn)	IYH ← (nn + 1) IYL ← (nn)	•	•	X • X • • •	•	•	•	11 111 101 FD 00 101 010 2A -- n -- -- n --	4	6	20	
LD (nn), HL	(nn + 1) ← H (nn) ← L	•	•	X • X • • •	•	•	•	00 100 010 22 -- n -- -- n --	3	5	16	
LD (nn), dd	(nn + 1) ← ddH (nn) ← ddL	•	•	X • X • • •	•	•	•	11 101 101 ED 01 d40 011 -- n -- -- n --	4	6	20	
LD (nn), IX	(nn + 1) ← IXH (nn) ← IXL	•	•	X • X • • •	•	•	•	11 011 101 DD 00 100 010 22 -- n -- -- n --	4	6	20	
LD (nn), IY	(nn + 1) ← IYH (nn) ← IYL	•	•	X • X • • •	•	•	•	11 111 101 FD 00 100 010 22 -- n -- -- n --	4	6	20	
LD SP, HL	SP ← HL	•	•	X • X • • •	•	•	•	11 111 001 F9 11 011 101 DD	1	1	6	
LD SP, IX	SP ← IX	•	•	X • X • • •	•	•	•	11 111 001 F9 11 111 101 FD	2	2	10	
LD SP, IY	SP ← IY	•	•	X • X • • •	•	•	•	11 111 001 F9 11 111 101 FD	2	2	10	
PUSH qq	(SP - 2) ← qqL (SP - 1) ← qqH SP ← SP - 2	•	•	X • X • • •	•	•	•	11 qq0 101 -- n -- 01 DE 10 HL 11 AF	1	3	11	qq Pair 00 BC
PUSH IX	(SP - 2) ← IXL (SP - 1) ← IXH SP ← SP - 2	•	•	X • X • • •	•	•	•	11 011 101 DD 11 100 101 E5 -- n -- -- n --	2	4	15	
PUSH IY	(SP - 2) ← IYL (SP - 1) ← IYH SP ← SP - 2	•	•	X • X • • •	•	•	•	11 111 101 FD 11 100 101 E5 -- n -- -- n --	2	4	15	
POP qq	qqH ← (SP + 1) qqL ← (SP) SP ← SP + 2	•	•	X • X • • •	•	•	•	11 qq0 001 -- n -- -- n --	1	3	10	
POP IX	IXH ← (SP + 1) IXL ← (SP) SP ← SP + 2	•	•	X • X • • •	•	•	•	11 011 101 DD 11 100 001 E1 -- n -- -- n --	2	4	14	
POP IY	IYH ← (SP + 1) IYL ← (SP) SP ← SP + 2	•	•	X • X • • •	•	•	•	11 111 101 FD 11 100 001 E1 -- n -- -- n --	2	4	14	

NOTES: dd is any of the register pairs BC, DE, HL, SP.
qq is any of the register pairs AF, BC, DE, HL.
(PAIR)_H, (PAIR)_L refer to high order and low order eight bits of the register pair respectively,
e.g., BC_L = C, AF_H = A.

Exchange, Block Transfer, Block Search Groups

EX DE, HL	DE ← HL	•	•	X • X • • •	•	•	•	11 101 011 EB	1	1	4	
EX AF, AF	AF ← AF	•	•	X • X • • •	•	•	•	00 001 000 08	1	1	4	
EXX	BC ← BC DE ← DE HL ← HL	•	•	X • X • • •	•	•	•	11 011 001 D6	1	1	4	Register bank and auxiliary register bank exchange
EX (SP), HL	H ← (SP + 1) L ← (SP)	•	•	X • X • • •	•	•	•	11 100 011 E3	1	5	19	
EX (SP), IX	IXH ← (SP + 1) IXL ← (SP)	•	•	X • X • • •	•	•	•	11 011 101 DD 11 100 011 E3	2	6	23	
EX (SP), IY	IYH ← (SP + 1) IYL ← (SP)	•	•	X • X • • •	•	•	•	11 111 101 FD 11 100 011 E3	2	6	23	
LDD	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1	•	•	X 0 X 1 0 •	•	•	•	11 101 101 ED 10 100 000 A0	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDI	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1 Repeat until BC = 0	•	•	X 0 X 0 0 •	•	•	•	11 101 101 ED 10 110 000 B0	2	5	21	If BC ≠ 0 If BC = 0

NOTE: ① P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1.

Exchange, Block Transfer, Block Search Groups (Continued)

LDD	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1	•	•	X 0 X 1 0 •	•	•	•	11 101 101 ED 10 101 000 A8	2	4	16	
LDDR	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1 Repeat until BC = 0	•	•	X 0 X 0 0 •	•	•	•	11 101 101 ED 10 111 000 B8	2	5	21	If BC ≠ 0 If BC = 0
CPI	A ← (HL) HL ← HL + 1 BC ← BC - 1	②	①	X 1 X 1 1 •	•	•	•	11 101 101 ED 10 100 001 A1	2	4	16	
CPIR	A ← (HL) HL ← HL + 1 BC ← BC - 1 Repeat until A = (HL) or BC = 0	②	①	X 1 X 1 1 •	•	•	•	11 101 101 ED 10 110 001 B1	2	5	21	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)
CPD	A ← (HL) HL ← HL + 1 BC ← BC - 1	②	①	X 1 X 1 1 •	•	•	•	11 101 101 ED 10 101 001 A9	2	4	16	
CPDR	A ← (HL) HL ← HL + 1 BC ← BC - 1 Repeat until A = (HL) or BC = 0	②	①	X 1 X 1 1 •	•	•	•	11 101 101 ED 10 111 001 B9	2	5	21	If BC ≠ 0 and A = (HL) If BC = 0 or A = (HL)

NOTES: ① P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1.
② Z flag is 1 if A = (HL), otherwise Z = 0.

8-Bit Arithmetic and Logical Group

ADD A, r	A ← A + r	1	1	X 1 X V 0 1	10	000 r	1	1	4	r Reg
ADD A, n	A ← A + n	1	1	X 1 X V 0 1	11	000 110 -- n --	2	2	7	000 B 001 C 010 D 011 E
ADD A, (HL)	A ← A + (HL)	1	1	X 1 X V 0 1	10	000 110	1	2	7	011 E
ADD A, (IX + d)	A ← A + (IX + d)	1	1	X 1 X V 0 1	11	011 010 DD 10 000 110 -- d --	3	5	19	100 H 101 L 111 A
ADD A, (IY + d)	A ← A + (IY + d)	1	1	X 1 X V 0 1	11	111 101 FD 10 000 110 -- d --	3	5	19	
ADC A, s	A ← A + s + CY	1	1	X 1 X V 0 1	00	001				s is any of r, n, (HL), (IX + d), (IY + d) as shown for INC.
SUB s	A ← A - s	1	1	X 1 X V 1 1	010					DEC same format and states as INC. The indicated bits replace the 000 in the ADD set above.
SBC A, s	A ← A - s - CY	1	1	X 1 X V 1 1	011					
AND s	A ← A & s	1	1	X 1 X P 0 0	000					
OR s	A ← A s	1	1	X 0 X P 0 0	010					
XOR s	A ← A ⊕ s	1	1	X 0 X P 0 0	011					
CP s	A ← s	1	1	X 1 X V 1 1	011					
INC r	r ← r + 1	1	1	X 1 X V 0 •	00	r 100	1	1	4	
INC (HL)	(HL) ← (HL) + 1	1	1	X 1 X V 0 •	00	110 100	1	3	11	
INC (IX + d)	(IX + d) ← (IX + d) + 1	1	1	X 1 X V 0 •	11	011 101 DD 00 110 100 -- d --	3	6	23	
INC (IY + d)	(IY + d) ← (IY + d) + 1	1	1	X 1 X V 0 •	11	111 101 FD 00 110 100 -- d --	3	6	23	
DEC m	m ← m - 1	1	1	X 1 X V 1 •	101					m is any of r, (HL), (IX + d), (IY + d) as shown for INC.

General-Purpose Arithmetic and CPU Control Groups	Mnemonic	Symbolic Operation	S	Z	Flags	P/V/N/C	Opcode	No. of Bytes	No. of Cycles	No. of Status	Comments
DAA	Converts acc. content into packed BCD following add or subtract with packed BCD operands.	A ← A	1	1	X 1 X P	• • • •	00 100 111 27	1	1	4	Decimal adjust accumulator.
CPL	Complement accumulator (one's complement).	A ← A	• • • •	X 1 X •	• • • •	00 101 111 2F	1	1	4	Complement accumulator (one's complement).	
NEG	Negate acc. (two's complement).	A ← 0 - A	1	1	X 1 X V	• • • •	11 101 101 ED 01 000 100 44	2	2	8	Negate acc. (two's complement).
CCF	Complement carry flag.	CY ← CY	• • • •	X X X •	• • • •	00 111 111 3F	1	1	4	Complement carry flag.	
SCF	Set carry flag.	CY ← 1	• • • •	X 0 X •	• • • •	00 110 111 37	1	1	4	Set carry flag.	
NOP	No operation.		• • • •	X • X •	• • • •	00 000 000 00	1	1	4	No operation.	
HALT	CPU halted.		• • • •	X • X •	• • • •	01 110 110 76	1	1	4	CPU halted.	
DI •	IFF = 0		• • • •	X • X •	• • • •	11 110 011 F3	1	1	4	IFF = 0	
EI •	IFF = 1		• • • •	X • X •	• • • •	11 111 011 FB	1	1	4	IFF = 1	
IM 0	Set interrupt mode 0		• • • •	X • X •	• • • •	11 101 101 ED	2	2	8	Set interrupt mode 0	
IM 1	Set interrupt mode 1		• • • •	X • X •	• • • •	01 000 110 46	2	2	8	Set interrupt mode 1	
IM 2	Set interrupt mode 2		• • • •	X • X •	• • • •	11 101 101 ED 01 010 110 56 11 101 101 ED 01 011 110 5E	2	2	8	Set interrupt mode 2	

NOTES: IFF indicates the interrupt enable flip flop.
CY indicates the carry flip flop.
• indicates interrupts are not sampled at the end of EI or DI.

16-Bit Arithmetic Group	Mnemonic	Symbolic Operation	S	Z	Flags	P/V/N/C	Opcode	No. of Bytes	No. of Cycles	No. of Status	Comments
ADD HL, ss	HL ← HL + ss	• • • •	X X X •	• • • •	0 0 1	00 ss1 001	1	3	11	ss Reg. 00 BC	
ADC HL, ss	HL ← HL + ss + CY	1 1 1 X X X V	• • • •	0 0 1	11 101 101 ED 01 ss1 010	2	4	15	01 DE 10 HL 11 SP		
SBC HL, ss	HL ← HL - ss - CY	1 1 1 X X X V	• • • •	0 0 1	11 101 101 ED 01 ss0 010	2	4	15	01 DE 10 HL 11 SP		
ADD IX, pp	IX ← IX + pp	• • • •	X X X •	• • • •	0 0 1	11 011 101 DD 01 pp1 001	2	4	15	pp Reg. 00 BC 01 DE 10 IX 11 SP	
ADD IY, rr	IY ← IY + rr	• • • •	X X X •	• • • •	0 0 1	11 111 101 FD 00 rr1 001	2	4	15	rr Reg. 00 BC 01 DE 10 IY 11 SP	
INC ss	ss ← ss + 1	• • • •	X • X •	• • • •	0 0 1	00 ss0 011	1	1	6	ss Reg.	
INC IX	IX ← IX + 1	• • • •	X • X •	• • • •	0 0 1	11 011 101 DD 00 IX0 011 23	2	2	10	IX Reg.	
INC IY	IY ← IY + 1	• • • •	X • X •	• • • •	0 0 1	11 111 101 FD 00 IY0 011 23	2	2	10	IY Reg.	
DEC ss	ss ← ss - 1	• • • •	X • X •	• • • •	0 0 1	00 ss1 011	1	1	6	ss Reg.	
DEC IX	IX ← IX - 1	• • • •	X • X •	• • • •	0 0 1	11 011 101 DD 00 IX1 011 2B	2	2	10	IX Reg.	
DEC IY	IY ← IY - 1	• • • •	X • X •	• • • •	0 0 1	11 111 101 FD 00 IY1 011 2B	2	2	10	IY Reg.	

NOTES: ss is any of the register pairs BC, DE, HL, SP.
pp is any of the register pairs BC, DE, IX, DP.
rr is any of the register pairs BC, DE, IY, DP.

Rotate and Shift Group	Mnemonic	Symbolic Operation	S	Z	Flags	P/V/N/C	Opcode	No. of Bytes	No. of Cycles	No. of Status	Comments
RLCA			• • • •	X 0 X •	• • • •	0 0 1	00 000 111 07	1	1	4	Rotate left circular accumulator.
RLA			• • • •	X 0 X •	• • • •	0 0 1	00 010 111 17	1	1	4	Rotate left accumulator.
RRCA			• • • •	X 0 X •	• • • •	0 0 1	00 001 111 0F	1	1	4	Rotate right circular accumulator.
RRA			• • • •	X 0 X •	• • • •	0 0 1	00 011 111 1F	1	1	4	Rotate right accumulator.
RLC r			1 1 1 X 0 X P	• • • •	0 0 1	11 001 011 CB 00 000 r	2	2	8	Rotate left circular register r.	
RLC (HL)			1 1 1 X 0 X P	• • • •	0 0 1	11 001 011 CB 00 000 110	2	4	15	Rotate left circular HL.	
RLC (IX + d)			1 1 1 X 0 X P	• • • •	0 0 1	11 011 101 DD 11 001 011 CB - d - 00 000 110	4	6	23	Rotate left circular IX + d.	
RLC (IY + d)			1 1 1 X 0 X P	• • • •	0 0 1	11 111 101 FD 11 001 011 CB - d - 00 000 110	4	6	23	Rotate left circular IY + d.	
RL m			1 1 1 X 0 X P	• • • •	0 0 1	010					Instruction format and states are as shown for RLC's. To form one opcode replace 000 or RLC's with shown code.
RRC m			1 1 1 X 0 X P	• • • •	0 0 1	001					Instruction format and states are as shown for RLC's. To form one opcode replace 000 or RLC's with shown code.

Rotate and Shift Group (Continued)	Mnemonic	Symbolic Operation	S	Z	Flags	P/V/N/C	Opcode	No. of Bytes	No. of Cycles	No. of Status	Comments
RR m			1 1 1 X 0 X P	• • • •	0 0 1	011					
SLA m			1 1 1 X 0 X P	• • • •	0 0 1	100					
SRA m			1 1 1 X 0 X P	• • • •	0 0 1	101					
SRL m			1 1 1 X 0 X P	• • • •	0 0 1	111					
RLD			1 1 1 X 0 X P	• • • •	0 0 1	11 101 101 ED 01 101 111 6F	2	5	18	18	Rotate digit left and right between the accumulator and location (HL).
RRD			1 1 1 X 0 X P	• • • •	0 0 1	11 101 101 ED 01 100 111 67	2	5	18	18	The content of the upper half of the accumulator is unaffected.

Bit Set, Reset and Test Group	Mnemonic	Symbolic Operation	S	Z	Flags	P/V/N/C	Opcode	No. of Bytes	No. of Cycles	No. of Status	Comments
BIT b, r	Z ← rb	X 1 X 1 X X 0 •	• • • •	X X X •	• • • •	0 0 1	11 001 011 CB 01 b r	2	2	8	r Reg. 000 B
BIT b, (HL)	Z ← (HL)b	X 1 X 1 X X 0 •	• • • •	X X X •	• • • •	0 0 1	11 001 011 CB 01 b 110	2	3	12	001 C 010 D 011 E 100 H 101 L 111 A
BIT b, (IX + d)b	Z ← (IX + d)b	X 1 X 1 X X 0 •	• • • •	X X X •	• • • •	0 0 1	11 011 101 DD 11 001 011 CB - d - 01 b 110	4	5	20	000 0 001 1 010 2 011 3 100 4 101 5 110 6 111 7
BIT b, (IY + d)b	Z ← (IY + d)b	X 1 X 1 X X 0 •	• • • •	X X X •	• • • •	0 0 1	11 111 101 FD 11 001 011 CB - d - 01 b 110	4	5	20	000 0 001 1 010 2 011 3 100 4 101 5 110 6 111 7
SET b, r	rb ← 1	• • • •	X • X •	• • • •	• • • •	0 0 1	11 001 011 CB 11 b r	2	2	8	b Bit Tested
SET b, (HL)	(HL)b ← 1	• • • •	X • X •	• • • •	• • • •	0 0 1	11 001 011 CB 11 b 110	2	4	15	
SET b, (IX + d)	(IX + d)b ← 1	• • • •	X • X •	• • • •	• • • •	0 0 1	11 011 101 DD 11 001 011 CB - d - 11 b 110	4	6	23	
SET b, (IY + d)	(IY + d)b ← 1	• • • •	X • X •	• • • •	• • • •	0 0 1	11 111 101 FD 11 001 011 CB - d - 11 b 110	4	6	23	
RES b, m	mb ← 0 m ← (HL), (IX + d), (IY + d)	• • • •	X • X •	• • • •	• • • •	0 0 1	11 001 011 CB 11 b 110				To form new opcode replace 11 of SET b, s with 00. Flags and time states for SET instruction.

NOTES: The notation mb indicates bit b (0 to 7) or location m.

Jump Group	Mnemonic	Symbolic Operation	S	Z	Flags	P/V/N/C	Opcode	No. of Bytes	No. of Cycles	No. of Status	Comments
JP nn	PC ← nn	• • • •	X • X •	• • • •	• • • •	0 0 1	11 000 011 C3 - n - - n -	3	3	10	
JP cc, nn	If condition cc is true PC ← nn, otherwise continue	• • • •	X • X •	• • • •	• • • •	0 0 1	11 cc 010 - n - - n -	3	3	10	cc Condition 000 NZ non-zero 001 Z zero 010 NC non-carry 011 C carry 100 PO parity odd 101 PE parity even 110 P sign positive 111 M sign negative
JR e	PC ← PC + e	• • • •	X • X •	• • • •	• • • •	0 0 1	00 011 000 18 - e - 2 -	2	3	12	1111 M sign negative
JR C, e	If C = 0, continue; If C = 1, PC ← PC + e	• • • •	X • X •	• • • •	• • • •	0 0 1	00 111 000 38 - e - 2 - - e - 2 -	2	2	7	If condition not met.
JR NC, e	If C = 0, continue; If C = 1, PC ← PC + e	• • • •	X • X •	• • • •	• • • •	0 0 1	00 110 000 30 - e - 2 - - e - 2 -	2	2	7	If condition not met.
JP Z, e	If Z = 0, continue; If Z = 1, PC ← PC + e	• • • •	X • X •	• • • •	• • • •	0 0 1	00 101 000 28 - e - 2 - - e - 2 -	2	2	7	If condition not met.
JR NZ, e	If Z = 0, continue; If Z = 1, PC ← PC + e	• • • •	X • X •	• • • •	• • • •	0 0 1	00 100 000 20 - e - 2 - - e - 2 -	2	2	7	If condition not met.
JP (HL)	PC ← HL	• • • •	X • X •	• • • •	• • • •	0 0 1	11 101 001 E9	1	1	4	
JP (IX)	PC ← IX	• • • •	X • X •	• • • •	• • • •	0 0 1	11 011 101 DD 11 101 001 E9	2	2	8	

**Jump Group
(Continued)**

Mnemonic	Symbolic Operation	S	Z	Flags H	P/V	N	C	Opcode 79 543 210 Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
JP (IY)	PC ← IY	*	*	X	*	X	*	11 111 101 FD	2	2	8	
DINZ, e	B ← B - 1 If B = 0, continue If B ≠ 0, PC ← PC + e	*	*	X	*	X	*	11 101 001 ED 00 010 000 10 - e - 2 -	2	2	8	If B = 0.
									2	3	13	If B ≠ 0.

NOTES: * represents the extension in the relative addressing mode.
e is a signed two's complement number in the range < -126, 126 >.
-2 in the opcode provides an effective address of pc + e as PC is incremented by 2 prior to the addition of e.

**Call and
Return Group**

CALL nn	(SP - 1) ← PCH (SP - 2) ← PCL PC ← nn	*	*	X	*	X	*	11 001 101 CD	3	5	17		
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	*	*	X	*	X	*	11 cc 100	3	3	10	If cc is false.	
									-	3	5	17	If cc is true.
RET	PCL ← (SP) PCH ← (SP + 1)	*	*	X	*	X	*	11 001 001 C9	1	3	10		
RET cc	If condition cc is false continue, otherwise same as RET	*	*	X	*	X	*	11 cc 000	1	1	5	If cc is false.	
									1	3	11	If cc is true.	
RETI	Return from interrupt!	*	*	X	*	X	*	11 101 101 ED 01 001 101 4D	2	4	14		
RETI	Return from non-maskable interrupt	*	*	X	*	X	*	11 101 101 ED 01 000 101 45	2	4	14		
RST p	(SP - 1) ← PCH (SP - 2) ← PCL PCH ← 0 PCL ← p	*	*	X	*	X	*	11 i 111	1	3	11		

NOTE: RETN loads IFF₂ ← IFF₁.

**Input and
Output Group**

IN A, (n)	A ← (n)	*	*	X	*	X	*	11 011 011 DB	2	3	11	n to A ₀ - A ₇ Acc. to A ₈ - A ₁₅
IN r, (C)	r ← (C) If r = 110 only the flags will be affected	1	1	X	1	X	P 0 *	11 101 101 ED 01 r 000	2	3	12	C to A ₀ - A ₇ B to A ₈ - A ₁₅
INI	(HL) ← (C) B ← B - 1 HL ← HL + 1	X	1	X	X	X	X 1 *	11 101 101 ED 10 100 010 A2	2	4	16	C to A ₀ - A ₇ B to A ₈ - A ₁₅
INIR	(HL) ← (C) B ← B - 1 HL ← HL + 1 Repeat until B = 0	X	1	X	X	X	X 1 *	11 101 101 ED 10 110 010 B2	2	5	21	C to A ₀ - A ₇ B to A ₈ - A ₁₅
									2	4	16	(If B = 0)
IND	(HL) ← (C) B ← B - 1 HL ← HL - 1	X	1	X	X	X	X 1 *	11 101 101 ED 10 101 010 AA	2	4	16	C to A ₀ - A ₇ B to A ₈ - A ₁₅
INDR	(HL) ← (C) B ← B - 1 HL ← HL - 1 Repeat until B = 0	X	1	X	X	X	X 1 *	11 101 101 ED 10 111 010 BA	2	5	21	C to A ₀ - A ₇ B to A ₈ - A ₁₅
									2	4	16	(If B = 0)
OUT (n), A	(n) ← A	*	*	X	*	X	*	11 010 011 D3	2	3	11	n to A ₀ - A ₇ Acc. to A ₈ - A ₁₅
OUT (C), r	(C) ← r	*	*	X	*	X	*	11 101 101 ED 01 r 001	2	3	12	C to A ₀ - A ₇ B to A ₈ - A ₁₅
OUTI	(C) ← (HL) B ← B - 1 HL ← HL + 1	X	1	X	X	X	X 1 *	11 101 101 ED 10 100 011 A3	2	4	16	C to A ₀ - A ₇ B to A ₈ - A ₁₅
OTIR	(C) ← (HL) B ← B - 1 HL ← HL + 1 Repeat until B = 0	X	1	X	X	X	X 1 *	11 101 101 ED 10 110 011 B3	2	5	21	C to A ₀ - A ₇ B to A ₈ - A ₁₅
									2	4	16	(If B = 0)
OUTD	(C) ← (HL) B ← B - 1 HL ← HL - 1	X	1	X	X	X	X 1 *	11 101 101 ED 10 101 011 AB	2	4	16	C to A ₀ - A ₇ B to A ₈ - A ₁₅

NOTE: ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset.

**Input and
Output Group
(Continued)**

OTDR	(C) ← (HL) B ← B - 1 HL ← HL - 1 Repeat until B = 0	X	1	X	X	X	X 1 *	11 101 101 ED 10 111 011	2	5	21	C to A ₀ - A ₇ B to A ₈ - A ₁₅
									2	4	16	(If B = 0)

**Summary of
Flag
Operation**

Instruction	D ₇ S Z H P/V N C	Comments
ADD A, ADC A, SUB A, SBC A, CP, NEG	1 1 X 1 X V 0 1	8-bit add or add with carry.
AND	1 1 X 1 X P 0 0	8-bit subtract, subtract with carry, compare and negate accumulator.
OR, XOR	1 1 X 0 X P 0 0	Logical operations
INC, DEC	1 1 X 1 X V 0 *	8-bit increment.
ADD DD, ADC HL, SBC HL	1 1 X X X V 0 1	8-bit decrement.
RLA, RLCA, RRA, RRCA	* X 0 X * 0 1	16-bit add.
RL m, RLC m, RR m, RRC m, SRA m, SRL m	1 1 X 0 X P 0 *	16-bit add with carry.
RLD, RRD	1 1 X 0 X P 0 *	16-bit subtract with carry.
DAA	1 1 X 1 X P * 1	Rotate accumulator.
CPL	* X 1 X * 1 *	Rotate accumulator.
SCF	* X 0 X * 0 1	Set carry.
CCF	* X X X * 0 1	Complement carry.
IN r (C)	1 1 X 0 X P 0 *	Input register indirect.
INI, IND, OUTI, OUTD	X 1 X X X X 1 *	Block input and output. Z = 0 if B = 0 otherwise Z = 0.
INIR, INDR, OTIR, OTDR	X 1 X X X X 1 *	Block transfer instructions. Z = 1 if A = (HL), otherwise Z = 0. P/V = 0.
LDIR, LDDR	X X X 0 X 0 0 *	Block search instructions. Z = 1 if A = (HL), otherwise Z = 0. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
CPH, CPDR, CPD, CPDR	X 1 X X X 1 1 *	The content of the interrupt enable flip-flop (IFF) is copied into the P/V flag.
LD A, L, LD A, R	1 1 X 0 X IFF 0 *	The state of bit b of location s is copied into the Z flag.
BIT b, s	X 1 X 1 X X 0 *	


**Symbolic
Notation**

Symbol	Operation	Symbol	Operation
S	Sign flag. S = 1 if the MSB of the result is 1.	I	The flag is affected according to the result of the operation.
Z	Zero flag. Z = 1 if the result of the operation is 0.	*	The flag is unchanged by the operation.
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = 1 if the result of the operation is even, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow.	0	The flag is set by the operation.
H	Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.	X	The flag is a "don't care."
N	Add/Subtract flag. N = 1 if the previous operation was a subtract.	V	P/V flag affected according to the overflow result of the operation.
H & N	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.	P	P/V flag affected according to the parity result of the operation.
C	Carry/Link flag. C = 1 if the operation produced a carry from the MSB of the operand or result.	r	Any one of the CPU registers A, B, C, D, E, H, L.
		s	Any 8-bit location for all the addressing modes allowed for the particular instruction.
		nn	Any 16-bit location for all the addressing modes allowed for that instruction.
		ii	Any one of the two index registers IX or IY.
		R	Refresh counter.
		n	8-bit value in range < 0, 255 >.
		nn	16-bit value in range < 0, 65535 >.



Z8410 Z80[®] DMA Direct Memory Access Controller

Features



Pin Description

A₀-A₁₅. System Address Bus (output, 3-state). Addresses generated by the DMA are sent to both source and destination ports (main memory or I/O peripherals) on these lines.

BAI. Bus Acknowledge In (input, active Low). Signals that the system buses have been released for DMA control. In multiple-DMA configurations, the BAI pin of the highest priority DMA is normally connected to the Bus Acknowledge pin of the CPU. Lower-priority DMAs have their BAI connected to the BAO of a higher-priority DMA.

BAO. Bus Acknowledge Out (output, active Low). In a multiple-DMA configuration, this pin signals that no other higher-priority DMA has requested the system buses. BAI and BAO form a daisy chain for multiple-DMA priority resolution over bus control.

BUSREQ. Bus Request (bidirectional, active Low, open drain). As an output, it sends requests for control of the system address bus, data bus and control bus to the CPU. As an input, when multiple DMAs are strung together in a priority daisy chain via BAI and BAO, it senses when another DMA has requested the buses and causes this DMA to refrain from bus requesting until the other DMA is finished. Because it is a bidirectional pin, there cannot be any buffers between this DMA and any other DMA. It can, however, have a buffer between it and the CPU because it is unidirectional into the CPU. A pull-up resistor is connected to this pin.

CE/WAIT. Chip Enable and Wait (input, active Low). Normally this functions only as a CE line, but it can also be programmed to serve a WAIT function. As a CE line from the CPU, it becomes active when WR and IORQ

are active and the I/O port address on the system address bus is the DMA's address, thereby allowing a transfer of control or command bytes from the CPU to the DMA. As a WAIT line from memory or I/O devices, after the DMA has received a bus-request acknowledgment from the CPU, it causes wait states to be inserted in the DMA's operation cycles thereby slowing the DMA to a speed that matches the memory or I/O device.

CLK. System Clock (input). Standard Z-80 single-phase clock at 2.5 MHz (Z-80 DMA) or 4.0 MHz (Z-80A DMA). For slower system clocks, a TTL gate with a pullup resistor may be adequate to meet the timing and voltage level specification. For higher-speed systems, use a clock driver with an active pullup to meet the V_{IH} specification and risetime requirements. In all cases there should be a resistive pullup to the power supply of 10K ohms (max) to ensure proper power when the DMA is reset.

D₀-D₇. System Data Bus (bidirectional, 3-state). Commands from the CPU, DMA status, and data from memory or I/O peripherals are transferred on these lines.

IEI. Interrupt Enable In (input, active High). This is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this DMA. Thus, this signal blocks lower-priority devices from interrupting while a higher-priority device is being serviced by its CPU interrupt service routine.

INT/PULSE. Interrupt Request (output, active Low, open drain). This requests a CPU interrupt. The CPU acknowledges the interrupt by pulling its IORQ output Low during an MI cycle. It is typically connected to the INT pin of the CPU with a pullup resistor and tied to all other INT pins in the system. This pin can also be used to generate periodic pulses to an external device. It can be used this way only when the DMA is bus master (i.e., the CPU's BUSREQ and BUSACK lines are both Low and the CPU cannot see interrupts).

IORQ. Input/Output Request (bidirectional, active Low, 3-state). As an input, this indicates that the lower half of the address bus holds a valid I/O port address for transfer of control or status bytes from or to the CPU, respectively;

this DMA is the addressed port if its CE pin and its WR or RD pins are simultaneously active. As an output, after the DMA has taken control of the system buses, it indicates that the 8-bit or 16-bit address bus holds a valid port address for another I/O device involved in a DMA transfer of data. When IORQ and MI are both active simultaneously, an interrupt acknowledge is indicated.

MI. Machine Cycle One (input, active Low). Indicates that the current CPU machine cycle is an instruction fetch. It is used by the DMA to decode the return-from-interrupt instruction (RETI) (ED-4D) sent by the CPU. During two-byte instruction fetches, MI is active as each opcode byte is fetched. An interrupt acknowledge is indicated when both MI and IORQ are active.

MREQ. Memory Request (output, active Low, 3-state). This indicates that the address bus holds a valid address for a memory read or write operation. After the DMA has taken control of the system buses, it indicates a DMA

transfer request from or to memory.

RD. Read (bidirectional, active Low, 3-state). As an input, this indicates that the CPU wants to read status bytes from the DMA's read registers. As an output, after the DMA has taken control of the system buses, it indicates a DMA-controlled read from a memory or I/O port address.

RDY. Ready (input, programmable active Low or High). This is monitored by the DMA to determine when a peripheral device associated with a DMA port is ready for a read or write operation. Depending on the mode of DMA operation (Byte, Burst or Continuous), the RDY line indirectly controls DMA activity by causing the BUSREQ line to go Low or High.

WR. Write (bidirectional, active Low, 3-state). As an input, this indicates that the CPU wants to write control or command bytes to the DMA write registers. As an output, after the DMA has taken control of the system buses, it indicates a DMA-controlled write to a memory or I/O port address.

Programming

The Z-80 DMA has two programmable fundamental states: (1) an enabled state, in which it can gain control of the system buses and direct the transfer of data between ports, and (2) a disabled state, in which it can initiate neither bus requests nor data transfers. When the DMA is powered up or reset by any means, it is automatically placed into the disabled state. Program commands can be written to it by the CPU in either state, but this automatically puts the DMA in the disabled state, which is maintained until an enable command is issued by the CPU. The CPU must program the DMA in advance of any data search or transfer by addressing it as an I/O port and sending a sequence of control bytes using an Output instruction (such as OTIR for the Z-80 CPU).

Writing. Control or command bytes are written into one or more of the Write Register groups (WR0-WR6) by first writing to the base register byte in that group. All groups have base registers and most groups have additional associated registers. The associated registers in a group are sequentially accessed by first writing a byte to the base register containing register-group identification and pointer bits (1's) to one or more of that base register's associated registers.

This is illustrated in Figure 8b. In this figure, the sequence in which associated registers within a group can be written to is shown by the vertical position of the associated registers. For example, if a byte written to the DMA contains the bits that identify WR0 (bits D0, D1 and D7), and also contains 1's in the bit positions that point to the associated "Port A Starting Address (low byte)" and "Port A Starting Address (high byte)," then the next two bytes written to the DMA will be stored in these two registers, in that order.

Reading. The Read Registers (RR0-RR6) are read by the CPU by addressing the DMA as an I/O port using an Input instruction (such as INIR for the Z-80 CPU). The readable bytes contain DMA status, byte-counter values, and port addresses since the last DMA reset. The registers are always read in a fixed sequence beginning with RR0 and ending with RR6. However, the register read in this sequence is determined by programming the Read Mask in WR6. The sequence of reading is initialized by writing an Initiate Read Sequence or Set Read Status command to WR6. After a Reset DMA, the sequence must be initialized with the Initiate Read Sequence command or a Read Status command. The sequence of reading all registers that are not excluded by the Read Mask register must be completed before a new Initiate Read Sequence or Read Status command.

Fixed-Address Programming. A special circumstance arises when programming a destination port to have a fixed address. The load command in WR6 only loads a fixed address to a port selected as the source, not to a port selected as the destination. Therefore, a fixed destination address must be loaded by temporarily declaring it a fixed-source address and subsequently declaring the true source as such, thereby implicitly making the other a destination.

The following example illustrates the steps in this procedure, assuming that transfers are to occur from a variable-address source (Port A) to a fixed-address destination (Port B):

1. Temporarily declare Port B as source in WR0.
2. Load Port B address in WR6.
3. Declare Port A as source in WR0.

Programming
(Continued)

- Load Port A address in WR6.
- Enable DMA in WR6.





Figure 8b. Write Registers



Features



Pin Description

A₀-A₇. Port A Bus (bidirectional, 3-state). This 8-bit bus transfers data, status, or control information between Port A of the PIO and a peripheral device. A₀ is the least significant bit of the Port A data bus.

ARDY. Register A Ready (output, active High). The meaning of this signal depends on the mode of operation selected for Port A as follows:

Output Mode. This signal goes active to indicate that the Port A output register has been loaded and the peripheral data bus is stable and ready for transfer to the peripheral device.

Input Mode. This signal is active when the Port A input register is empty and ready to accept data from the peripheral device.

Bidirectional Mode. This signal is active when data is available in the Port A output register for transfer to the peripheral device. In this mode, data is not placed on the Port A data bus, unless **ASTB** is active.

Control Mode. This signal is disabled and forced to a Low state.

ASTB. Port A Strobe Pulse From Peripheral Device (input, active Low). The meaning of this signal depends on the mode of operation selected for Port A as follows:

Output Mode. The positive edge of this strobe is issued by the peripheral to acknowledge the receipt of data made available by the PIO.

Input Mode. The strobe is issued by the peripheral to load data from the peripheral into the Port A input register. Data is loaded into the PIO when this signal is active.

Bidirectional Mode. When this signal is active, data from the Port A output register is gated onto the Port A bidirectional data bus. The positive edge of the strobe acknowledges the receipt of the data.

Control Mode. The strobe is inhibited internally.

Z8420 Z80 PIO Parallel Input/Output Controller

B₀-B₇. Port B Bus (bidirectional, 3-state). This 8-bit bus transfers data, status, or control information between Port B and a peripheral device. The Port B data bus can supply 1.5 mA at 1.5 V to drive Darlington transistors. B₀ is the least significant bit of the bus.

B/ \bar{A} . Port B Or A Select (input, High = B). This pin defines which port is accessed during a data transfer between the CPU and the PIO. A Low on this pin selects Port A; a High selects Port B. Often address bit A₀ from the CPU is used for this selection function.

BRDY. Register B Ready (output, active High). This signal is similar to ARDY, except that in the Port A bidirectional mode this signal is High when the Port A input register is empty and ready to accept data from the peripheral device.

BSTB. Port B Strobe Pulse From Peripheral Device (input, active Low). This signal is similar to ASTB, except that in the Port A bidirectional mode this signal strobes data from the peripheral device into the Port A input register.

C/D. Control Or Data Select (input, High = C). This pin defines the type of data transfer to be performed between the CPU and the PIO. A High on this pin during a CPU write to the PIO causes the Z-80 data bus to be interpreted as a *command* for the port selected by the B/ \bar{A} Select line. A Low on this pin means that the Z-80 data bus is being used to transfer data between the CPU and the PIO. Often address bit A₁ from the CPU is used for this function.

CE. Chip Enable (input, active Low). A Low on this pin enables the PIO to accept command or data inputs from the CPU during a write cycle or to transmit data to the CPU during a read cycle. This signal is generally decoded from four I/O port numbers for Ports A and B, data, and control.

CLK. System Clock (input). The Z-80 PIO uses the standard single-phase Z-80 system clock.

D₀-D₇. Z-80 CPU Data Bus (bidirectional, 3-state). This bus is used to transfer all data and commands between the Z-80 CPU and the Z-80 PIO. D₀ is the least significant bit.

IEI. Interrupt Enable In (input, active High). This signal is used to form a priority-interrupt daisy chain when more than one interrupt-driven device is being used. A High level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.

Pin Description
(Continued)

IEO. Interrupt Enable Out (output, active High). The IEO signal is the other signal required to form a daisy chain priority scheme. It is High only if IEL is High and the CPU is not servicing an interrupt from this PIO. Thus this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. Interrupt Request (output, open drain, active Low). When INT is active the Z-80 PIO is requesting an interrupt from the Z-80 CPU.

IORQ. Input/Output Request (input from Z-80 CPU, active Low). IORQ is used in conjunction with B/A, C/D, CE, and RD to transfer commands and data between the Z-80 CPU and the Z-80 PIO. When CE, RD, and IORQ are active, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when CE and IORQ are active but RD is not, the port addressed by B/A is written into from the CPU with either data or control

information, as specified by C/D. Also, if IORQ and MI are active simultaneously, the CPU is acknowledging an interrupt; the interrupting port automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

MI. Machine Cycle (input from CPU, active Low). This signal is used as a sync pulse to control several internal PIO operations. When both the MI and RD signals are active, the Z-80 CPU is fetching an instruction from memory. Conversely, when both MI and IORQ are active, the CPU is acknowledging an interrupt. In addition, MI has two other functions within the Z-80 PIO: it synchronizes the PIO interrupt logic; when MI occurs without an active RD or IORQ signal, the PIO is reset.

RD. Read Cycle Status (input from Z-80 CPU, active Low). If RD is active, or an I/O operation is in progress, RD is used with B/A, C/D, CE, and IORQ to transfer data from the Z-80 PIO to the Z-80 CPU.

Programming Mode 0, 1, or 2. (Byte Input, Output, or Bidirectional). Programming a port for Mode 0, 1, or 2 requires two words per port. These words are:

A Mode Control Word. Selects the port operating mode (Figure 6). This word may be written any time.

An Interrupt Vector. The Z-80 PIO is designed for use with the Z-80 CPU in interrupt Mode 2 (Figure 7). When interrupts are enabled, the PIO must provide an interrupt vector.

Mode 3. (Bit Input/Output). Programming a port for Mode 3 operation requires a control word, a vector (if interrupts are enabled), and three additional words, described as follows:

I/O Register Control. When Mode 3 is selected, the mode control word must be followed by another control word that sets the I/O control register, which in turn defines which port lines are inputs and which are outputs (Figure 8).

Interrupt Control Word. In Mode 3, handshake is not used. Interrupts are generated as a logic function of the input signal levels. The interrupt control word sets the logic conditions and the logic levels required for generating an interrupt. Two logic conditions or functions are available: AND (if all input bits change to the active level, an interrupt is triggered), and OR (if any one of the input bits changes to the active level, an interrupt is triggered). Bit D₅ sets the logic function, as shown in Figure 9. The active level of the input bits can be set either High or Low. The active level is controlled by Bit D₅.

Mask Control Word. This word sets the mask control register, allowing any unused bits to be masked off. If any bits are to be masked, then D₄ must be set. When D₄ is set, the next word written to the port must be a mask control word (Figure 10).

Interrupt Disable. There is one other control word which can be used to enable or disable a port interrupt. It can be used without changing the rest of the interrupt control word (Figure 11).




Figure 6. Mode Control Word




Figure 7. Interrupt Vector Word




Figure 8. I/O Register Control Word




Figure 9. Interrupt Control Word




Figure 10. Mask Control Word





Figure 11. Interrupt Disable Word



Features



Pin Description

CE. Chip Enable (input, active Low). When enabled the CTC accepts control words, interrupt vectors, or time constant data words from the data bus during an I/O write cycle; or transmits the contents of the down-counter to the CPU during an I/O read cycle. In most applications this signal is decoded from the eight least significant bits of the address bus for any of the four I/O port addresses that are mapped to the four counter-timer channels.

CLK. System Clock (input). Standard single-phase Z-80 system clock.

CLK/TRG₀-CLK/TRG₃. External Clock/Timer Trigger (input, user-selectable active High or Low). Four pins corresponding to the four Z-80 CTC channels. In counter mode, every active edge on this pin decrements the down-counter. In timer mode, an active edge starts the timer.

CS₀-CS₃. Channel Select (inputs active High). Two-bit binary address code selects one of the four CTC channels for an I/O write or read (usually connected to A₀ and A₁).

D₀-D₇. System Data Bus (bidirectional, 3-state). Transfers all data and commands between the Z-80 CPU and the Z-80 CTC.

IEL. Interrupt Enable In (input, active High). A High indicates that no other interrupting devices of higher priority in the daisy chain are being serviced by the Z-80 CPU.

**Z8430
Z80[®] CTC Counter/
Timer Circuit**

IEO. Interrupt Enable Out (output, active High). High only if IEL is High and the Z-80 CPU is not servicing an interrupt from any Z-80 CTC channel. IEO blocks lower priority devices from interrupting while a higher priority interrupting device is being serviced.

INT. Interrupt Request (output, open drain, active Low). Low when any Z-80 CTC channel has a zero-count condition in its down-counter.

IORQ. Input/Output Request (input from CPU, active Low). Used with CE and RD to transfer data and channel control words between the Z-80 CPU and the Z-80 CTC. During a write cycle, IORQ and CE are active and RD inactive. The Z-80 CTC does not receive a specific write signal; rather, it internally generates its own from the inverse of an active RD signal.

In a read cycle, IORQ, CE and RD are active; the contents of the down-counter are read by the Z-80 CPU. If IORQ and MI are both true, the CPU is acknowledging an interrupt request, and the highest priority interrupting channel places its interrupt vector on the Z-80 data bus.

MI. Machine Cycle One (input from CPU, active Low). When MI and IORQ are active, the Z-80 CPU is acknowledging an interrupt. The Z-80 CTC then places an interrupt vector on the data bus if it has highest priority, and if a channel has requested an interrupt (INT).

RD. Read Cycle Status (input, active Low). Used in conjunction with IORQ and CE to transfer data and channel control words between the Z-80 CPU and the Z-80 CTC.

RESET. Reset (input active Low). Terminates all down-counts and disables all interrupts by resetting the interrupt bits in all control registers; the ZC/T0 and the Interrupt outputs go inactive; IEO reflects IEL; D₀-D₇ go to the high-impedance state.

ZC/T₀-ZC/T₃. Zero Count/Timeout (output, active High). Three ZC/TO pins corresponding to Z-80 CTC channels 2 through 0 (Channel 3 has no ZC/TO pin). In both counter and timer modes the output is an active High pulse when the down-counter decrements to zero.

Programming

Each Z-80 CTC channel must be programmed prior to operation. Programming consists of writing two words to the I/O port that corresponds to the desired channel. The first word is a control word that selects the operating mode and other parameters; the second word is a time constant, which is a binary data word with a value from 1 to 256. A time constant word must be preceded by a channel control word.

After initialization, channels may be reprogrammed at any time. If updated control and time constant words are written to a channel during the count operation, the count continues to zero before the new time constant is loaded into the counter.

If the interrupt on any Z-80 CTC channel is enabled, the programming procedure should also include an interrupt vector. Only one vector is required for all four channels, because the interrupt logic automatically modifies the vector for the channel requesting service.

A control word is identified by a 1 in bit 0, A 0 in bit 2 indicates a time constant word is to follow. Interrupt vectors are always addressed to Channel 0, and identified by a 0 in bit 0.

Addressing. During programming, channels are addressed with the channel select pins CS₁ and CS₂. A 2-bit binary code selects the appropriate channel as shown in the following table.

Channel	CS ₁	CS ₂
0	0	0
1	0	1
2	1	0
3	1	1

Reset. The CTC has both hardware and software resets. The hardware reset terminates all down-counts and disables all CTC interrupts by resetting the interrupt bits in the control registers. In addition, the ZC/TO and Interrupt outputs go inactive, IEO reflects IEL, and

D₀-D₇ go to the high-impedance state. All channels must be completely reprogrammed after a hardware reset.

The software reset is controlled by bit 1 in the channel control word. When a channel receives a software reset, it stops counting. When a software reset is used, the other bits in the control word also change the contents of the channel control register. After a software reset a new time constant word must be written to the same channel.

If the channel control word has both bits D₁ and D₂ set to 1, the addressed channel stops operating, pending a new time constant word. The channel is ready to resume after the new constant is programmed. In timer mode, if D₃ = 0, operation is triggered automatically when the time constant word is loaded.

Channel Control Word Programming. The channel control word is shown in Figure 5. It sets the modes and parameters described below.

Interrupt Enable. D₇ enables the interrupt, so that an interrupt output (INT) is generated at zero count. Interrupts may be programmed in either mode and may be enabled or disabled at any time.

Operating Mode. D₆ selects either timer or counter mode.

Prescaler Factor. (Timer Mode Only.) D₅ selects factor—either 16 or 256.

Trigger Slope. D₄ selects the active edge or slope of the CLK/TRG input pulses. Note that reprogramming the CLK/TRG slope during operation is equivalent to issuing an active edge. If the trigger slope is changed by a control word update while a channel is pending operation in timer mode, the result is the same as a CLK/TRG pulse and the timer starts. Similarly, if the channel is in counter mode, the counter decrements.




Figure 5. Channel Control Word

Programming (Continued)

Trigger Mode (Timer Mode Only). D₃ selects the trigger mode for timer operation. When D₃ is reset to 0, the timer is triggered automatically. The time constant word is programmed during an I/O write operation, which takes one machine cycle. At the end of the write operation there is a setup delay of one clock period. The timer starts automatically (decrements) on the rising edge of the second clock pulse (T₂) of the machine cycle following the write operation. Once started, the timer runs continuously. At zero count the timer reloads automatically and continues counting without interruption or delay, until stopped by a reset.

When D₃ is set to 1, the timer is triggered externally through the CLK/TRG input. The time constant word is programmed during an I/O write operation, which takes one machine cycle. The timer is ready for operation on the rising edge of the second clock pulse (T₂) of the following machine cycle. Note that the first timer decrement follows the active edge of the CLK/TRG pulse by a delay time of one clock cycle if a minimum setup time to the rising edge of clock is met. If this minimum is not met, the delay is extended by another clock period. Consequently, for immediate triggering, the CLK/TRG input must precede T₂ by one clock cycle plus its minimum setup time. If the minimum time is not met, the timer will start on the third clock cycle (T₃).

Once started the timer operates continuously, without interruption or delay, until stopped by a reset.

Time Constant to Follow. A 1 in D₂ indicates that the next word addressed to the selected channel is a time constant data word for the time constant register. The time constant word may be written at any time.

A 0 in D₂ indicates no time constant word is to follow. This is ordinarily used when the channel is already in operation and the new channel control word is an update. A channel will not operate without a time constant value. The only way to write a time constant value is to write a control word with D₂ set.




Figure 6. Time Constant Word

Software Reset. Setting D₁ to 1 causes a software reset, which is described in the Reset section.

Control Word. Setting D₀ to 1 identifies the word as a control word.

Time Constant Programming. Before a channel can start counting it must receive a time constant word from the CPU. During programming or reprogramming, a channel control word in which bit 2 is set must precede the time constant word to indicate that the next word is a time constant. The time constant word can be any value from 1 to 256 (Figure 6). Note that 00₁₆ is interpreted as 256.

In timer mode, the time interval is controlled by three factors:

- The system clock period (ϕ)
- The prescaler factor (P), which multiplies the interval by either 16 or 256
- The time constant (T), which is programmed into the time constant register

Consequently, the time interval is the product of $\phi \times P \times T$. The minimum timer resolution is $16 \times \phi$ (4 μ s with a 4 MHz clock). The maximum timer interval is $256 \times \phi \times 256$ (16.4 ms with a 4 MHz clock). For longer intervals timers may be cascaded.

Interrupt Vector Programming. If the Z-80 CTC has one or more interrupts enabled, it can supply interrupt vectors to the Z-80 CPU. To do so, the Z-80 CTC must be pre-programmed with the most-significant five bits of the interrupt vector. Programming consists of writing a vector word to the I/O port corresponding to the Z-80 CTC Channel 0. Note that D₀ of the vector word is always zero, to distinguish the vector from a channel control word. D₁ and D₂ are not used in programming the vector word. These bits are supplied by the interrupt logic to identify the channel requesting interrupt service with a unique interrupt vector (Figure 7). Channel 0 has the highest priority.





Figure 7. Interrupt Vector Word



Z8440 Z80[®] SIO Serial Input/Output Controller

Features



Pin Description

Figures 1 through 6 illustrate the three pin configurations (bonding options) available in the SIO. The constraints of a 40-pin package make it impossible to bring out the Receive Clock (Rx \bar{C}), Transmit Clock (Tx \bar{C}), Data Terminal Ready (DTR) and Sync (SYNC) signals for both channels. Therefore, either Channel B lacks a signal or two signals are bonded together in the three bonding options offered:

- Z-80 SIO/2 lacks SYNC
- Z-80 SIO/1 lacks DTRB
- Z-80 SIO/0 has all four signals, but Tx \bar{C} B and Rx \bar{C} B are bonded together

The first bonding option above (SIO/2) is the preferred version for most applications. The pin descriptions are as follows:

B/ \bar{A} . Channel A Or B Select (input, High selects Channel B). This input defines which channel is accessed during a data transfer between the CPU and the SIO. Address bit A₀ from the CPU is often used for the selection function.

C/ \bar{D} . Control Or Data Select (input, High selects Control). This input defines the type of information transfer performed between the CPU and the SIO. A High at this input during a CPU write to the SIO causes the information on the data bus to be interpreted as a command for the channel selected by B/ \bar{A} . A Low at C/ \bar{D} means that the information on the data bus is data. Address bit A₁ is often used for this function.

CE. Chip Enable (input, active Low). A Low level at this input enables the SIO to accept command or data input from the CPU during a write cycle or to transmit data to the CPU during a read cycle.

CLK. System Clock (input). The SIO uses the standard Z-80 System Clock to synchronize internal signals. This is a single-phase clock.

CTS \bar{A} , CTS \bar{B} . Clear To Send (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime signals. The SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger buffering does not guarantee a specified noise-level margin.

D₀-D₇. System Data Bus (bidirectional, 3-state). The system data bus transfers data and commands between the CPU and the Z-80 SIO. D₀ is the least significant bit.

DCD \bar{A} , DCD \bar{B} . Data Carrier Detect (inputs, active Low). These pins function as receiver enables if the SIO is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow-risetime signals. The SIO detects pulses on these pins and interrupts the CPU on both logic level transitions. Schmitt-trigger buffering does not guarantee a specific noise-level margin.

DTR \bar{A} , DTR \bar{B} . Data Terminal Ready (outputs, active Low). These outputs follow the state programmed into Z-80 SIO. They can also be programmed as general-purpose outputs.

In the Z-80 SIO/1 bonding option, DTR \bar{B} is omitted.

IEI. Interrupt Enable In (input, active High). This signal is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. Interrupt Request (output, open drain, active Low). When the SIO is requesting an interrupt, it pulls INT Low.

IORQ. Input/Output Request (input from CPU, active Low). IORQ is used in conjunction with

Pin Description (Continued)

B/ \bar{A} , C/ \bar{D} , CE and RD to transfer commands and data between the CPU and the SIO. When CE, RD and IORQ are all active, the channel selected by B/ \bar{A} transfers data to the CPU (a read operation). When CE and IORQ are active but RD is inactive, the channel selected by B/ \bar{A} is written to by the CPU with either data or control information as specified by C/ \bar{D} . If IORQ and M1 are active simultaneously, the CPU is acknowledging an interrupt and the SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

M1. Machine Cycle (input from Z-80 CPU, active Low). When M1 is active and RD is also active, the Z-80 CPU is fetching an instruction from memory; when M1 is active while IORQ is active, the SIO accepts M1 and IORQ as an interrupt acknowledge if the SIO is the highest priority device that has interrupted the Z-80 CPU.

RxC \bar{A} , RxC \bar{B} . Receiver Clocks (inputs). Receive data is sampled on the rising edge of Rx \bar{C} . The Receiver Clocks may be 1, 16, 32 or 64 times the data rate in asynchronous modes. These clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation. Both inputs are Schmitt-trigger buffered (no noise level margin is specified).

In the Z-80 SIO/0 bonding option, Rx \bar{C} B is bonded together with Tx \bar{C} B.

RD. Read Cycle Status (input from CPU, active Low). If RD is active, a memory or I/O read operation is in progress. RD is used with B/ \bar{A} , CE and IORQ to transfer data from the SIO to the CPU.

RxDA, RxD \bar{B} . Receive Data (inputs, active High). Serial data at TTL levels.

RESET. Reset (input, active Low). A Low RESET disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls High and disables all interrupts. The control registers must be rewritten after the SIO is reset and before data is transmitted or received.

RTS \bar{A} , RTS \bar{B} . Request To Send (outputs, active Low). When the RTS bit in Write Register 5 (Figure 14) is set, the RTS output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

SYNCA, SYNCB. Synchronization (inputs/outputs, active Low). These pins can act either as inputs or outputs. In the asynchronous receive mode, they are inputs similar to CTS and DCD. In this mode, the transitions on these lines affect the state of the Sync/Hunt status

bits in Read Register 0 (Figure 13), but have no other function. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, SYNC must be driven Low on the second rising edge of Rx \bar{C} after that rising edge of Rx \bar{C} on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the SYNC input. Once SYNC is forced Low, it should be kept Low until the CPU informs the external synchronization detect logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of Rx \bar{C} that immediately precedes the falling edge of SYNC in the External Sync mode.

In the internal synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock (Rx \bar{C}) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.

In the Z-80 SIO/2 bonding option, SYNCB is omitted.

TxC \bar{A} , TxC \bar{B} . Transmitter Clocks (inputs). In asynchronous modes, the Transmitter Clocks may be 1, 16, 32 or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmitter Clock inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise level margin is specified). Transmitter Clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation.

In the Z-80 SIO/0 bonding option, Tx \bar{C} B is bonded together with Rx \bar{C} B.

TxDA, TxDB. Transmit Data (outputs, active High). Serial data at TTL levels. Tx \bar{D} changes from the falling edge of Tx \bar{C} .

W/RDYA, W/RDYB. Wait/Ready A, Wait/Ready B (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the SIO data rate. The reset state is open drain.

Programming

The system program first issues a series of commands that initialize the basic mode of operation and then other commands that qualify conditions within the selected mode. For example, the asynchronous mode, character length, clock rate, number of stop bits, even or odd parity might be set first; then the interrupt mode; and finally, receiver or transmitter enable.

Both channels contain registers that must be programmed via the system program prior to operation. The channel-select input (B/A) and the control/data input (C/D) are the command-structure addressing controls, and are normally controlled by the CPU address bus. Figures 15 and 16 illustrate the timing relationships for programming the write registers and transferring data and status.

Read Registers. The SIO contains three read registers for Channel B and two read registers for Channel A (RR0-RR2 in Figure 13) that can be read to obtain the status information; RR2 contains the internally-modifiable interrupt vector and is only in the Channel B register set. The status information includes error conditions, interrupt vector and standard communications-interface signals.

To read the contents of a selected read register other than RR0, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing a read instruction, the contents of the addressed read register can be read by the CPU.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).

Write Registers. The SIO contains eight write registers for Channel B and seven write registers for Channel A (WR0-WR7 in Figure 14) that are programmed separately to configure the functional personality of the channels; WR2 contains the interrupt vector for both channels and is only in the Channel B register set. With the exception of WR0, programming the write registers requires two bytes. The first byte is to WR0 and contains three bits (D₀-D₂) that point to the selected register; the second byte is the actual control word that is written into the register to configure the SIO.

WR0 is a special case in that all of the basic commands can be written to it with a single byte. Reset (internal or external) initializes the pointer bits D₀-D₂ to point to WR0. This implies that a channel reset must not be combined with the pointing to any register.




Figure 13. Read Register Bit Functions

Programming
(Continued)




Figure 14. Write Register Bit Functions

TOSHIBA MICROCOMPUTER PRODUCTS

SINGLE CHIP 8-BIT MICROCOMPUTER
N-CHANNEL SILICON GATE MOS

TMP8049P/TMP8049P-6
TMP8039P/TMP8039P-6


GENERAL DESCRIPTION

TMP8049P/TMP8039P is an 8-bit single chip microcomputer fabricated with N-channel Silicon Gate Mos process.

TMP8048P contains all the basic factors of computer, such as CPU, data memory (RAM), program memory (mask ROM), I/O ports and timer/counter.

TMP8039P is the equivalent processor of TMP8049P without internal program memory. TMP8049P-6/TMP8039P-6 is a lower speed (6MHz) version of 11MHz TMP8049P/TMP8039P.

PIN CONNECTIONS (TOP VIEW)



FEATURES

- 8-bit CPU, ROM, RAM, I/O in Single Package
- Single 5V Supply
- 1.36μsec Cycle All Instructions 1 or 2 Cycle
- Easy Expandable Memory and I/O
- Pin Compatible with TMP8048P
- Software Compatible with TMP 8048P
- 2k x 8 ROM, 128 x 8 RAM, 27 I/O Lines
- Interval Timer/Event Counter
- Compatible with Industry Standard 8049

PIN NAMES & PIN DESCRIPTION

V _{ss} (Power Supply)	Circuit GND potential
V _{DD} (Power Supply)	+5V during operation Low power standby pin.
V _{CC} (Power Supply)	+5V during operation
PROG (Output)	Control signal for I/O expander.
P ₁₆ ~ P ₁₇ (Input/Output)	8-bit quasi-bidirectional port (Internal Pullup ≈ 50kΩ)
P ₂₀ ~ P ₂₇ (Input/Output)	8-bit quasi-directional port (Internal Pullup ≈ 50kΩ)
	P ₁₆ ~ P ₂₃ contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus.
DB ₀ ~ DB ₇ (Input/Output, 3-State)	True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched.
	Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction under control of ALE, RD, and WR.
T ₀ (Input/Output)	Input pin testable using the conditional transfer instructions JTO and JNTO. T ₀ can be designated as a clock output using ENTO CLK instruction. T ₀ is also used during programming
T ₁ (Input)	Input pin testable using the JT ₁ and JNT ₁ instructions. Can be designated the event counter input using the STRT CNT instruction.
INT (Input)	External interrupt input. This is level interrupt signal, therefore INT has to be kept at low level until the interrupt request is accepted. INT also functions as a test flag for the conditional jump.
RD (Output)	Strobe signal for read when external area is accessed. (active low).
WR (Output)	Strobe signal for write when external data area is accessed. (active low)
RESET (Input)	Reset input. RESET is active with low level to perform the initialization of chip, and when high level is applied the program starts from address 0.
ALE (Output)	Address Latch Enable. This signal occurs once during each cycle and is useful as a clock output.
	The negative edge of ALE strobes address into external data and program memory.
PSEN (output)	Program Store Enable. This output occurs only during a fetch to external program memory. (active low)
SS (Input)	Single step input (active low) When low level is applied. CPU is placed in the WAIT state after completing the execution of currently being executed instruction.
	In this case ALE is held at the high level and when the external program area is accessed, the address executed next is output on DB ₀ through DB ₇ and P ₁₆ through P ₂₃ .
EA (Input)	External address designation input. When +5 volt level is applied, the internal program is disabled and the external program is accessed from address 0. EA is also used for designating the verify (read) mode of the internal program by applying +12 volt level.
XTAL ₁ (Input)	One side of crystal input for internal oscillator. Also input for external source.
XTAL ₂ (Input)	Other side of crystal input. Also input for external source. (Both XTAL ₁ and XTAL ₂ should be driven with a push-pull source.)






CRT Video Processor and Controller

VPAC™

FEATURES

- Fully Programmable Display Format
 - Characters per Data Row (8-240)
 - Data Rows per Frame (2-256)
 - Raster Scans per Data Row (1-32)
- Programmable Monitor Sync Format
 - Raster Scans/Frame (4-2048)
 - Front Porch—Horizontal (Negative or Positive)
 - Vertical
 - Sync Width—Horizontal (1-128 Character Times)
 - Vertical (2-256 Scan Lines)
 - Back Porch—Horizontal
 - Vertical
- Direct Outputs to CRT Monitor
 - Horizontal Sync
 - Vertical Sync
 - Composite Sync
 - Composite Blanking
 - Cursor Coincidence
- Binary Addressing of Video Memory
- Row-Table Driven or Sequential Video Addressing Modes
- Programmable Status Row Position and Address Registers
- Bidirectional Partial or Full Page Smooth Scroll
- Attribute Assemble Mode
- Double Height Data Row Mode
- Double Width Data Row Mode
- Programmable DMA Burst Mode
- Configurable with a Variety of Memory Contention Arrangements
- Light Pen Register
- Cursor Horizontal and Vertical Position Registers
- Maskable Processor Interrupt Line
- Internal Status Register
- Three-state Video Memory Address Bus
- Partial or Full Page Blank Capability
- Two Interface Modes: Enhanced Video and Alternate Scan Line

PIN CONFIGURATION



- Ability to Delay Cursor and Blanking with respect to Active Video
- Programmable for Horizontal Split Screen Applications
- Graphics Compatible
- Ability to Externally Sync each Raster Line, each Field
- Single +5 Volt Power Supply
- TTL Compatible on All Inputs and Outputs
- VT-100 Compatible
- RS-170 Interfaced Composite Sync Available

GENERAL DESCRIPTION

The CRT 9007 VPAC™ is a next generation video processor/controller—an MOS LSI integrated circuit which supports either sequential or row-table driven memory addressing modes. As indicated by the features above, the VPAC™ provides the user with a wide range of programmable features permitting low cost implementation of high performance CRT systems. Its 14 address lines can directly address up to 16K of video memory. This is equivalent to eight pages of an 80 character by 24 line CRT display. Smooth or jump scroll operations may be performed anywhere within the addressable memory. In addition, status rows can be defined anywhere on the screen.

In the sequential video addressing mode, a Table Start Register points to the address of the first character of the first data row on the screen. It can be easily changed to produce a scrolling effect on the screen. By using this register in conjunction with two auxiliary address registers and two sequential break registers, a screen roll can be produced with a stable status row held at either the first or last data row position.

In the row-table driven video addressing mode, each row in the video display is designated by its own address. This provides the user with greater flexibility than sequential addressing since the rows of characters are linked by pointers instead of residing in sequential memory locations. Operations such as data row insertion, deletion, and replication are easily accomplished by manipulating pointers instead of entire lines. The row table itself can be stored in memory in a linked list or in a contiguous format.

The VPAC™ works with a variety of memory contention schemes including operation with a Single Row Buffer such as the CRT 9006, a Double Row Buffer such as the CRT 9212, or no buffer at all, in which case character addresses are output during each displayable scan line.

User accessible internal registers provide such features as light pen, interrupt enabling, cursor addressing, and VPAC™ status. Ten of these registers are used for screen formatting with the ability to define over 200 characters per data row and up to 256 data rows per frame. These 10 registers contain the "vital screen parameters".




FIGURE 1: CRT 9007 BLOCK DIAGRAM

DESCRIPTION OF PIN FUNCTIONS

PROCESSOR INTERFACE:

PIN NO.	NAME	SYMBOL	FUNCTION
7, 5, 4, 2, 39, 37, 10, 9, 8, 6, 3, 1, 38, 36	Video Address 13-0	VA13-VA0	<p>These 14 signals are the binary address presented to the video memory by the CRT 9007. The function depends on the particular CRT 9007 mode of operation. VA13-6 are outputs only. VA5-0 are bidirectional.</p> <p>—Double Row Buffer Configuration: VA13-0 are active outputs for the DMA operations and are in their high impedance state at all other times.</p> <p>—Single Row Buffer Configuration: VA13-0 are active outputs during the first scan line of each data row and are in their high impedance state at all other times.</p> <p>—Repetitive Memory Addressing Configuration: VA13-0 are active outputs at all times except during horizontal and vertical retrace at which time they are in their high impedance state.</p> <p>If row table addressing is used for either single row buffer or repetitive memory addressing modes, VA13-0 are active outputs during the horizontal retrace at each data row boundary to allow the CRT 9007 to retrieve the row table address. For processor read/write operations VA5-0 are inputs that select the appropriate internal register.</p>
16, 17, 18, 19, 20, 22, 23, 24	Video Data 7-0	VD7-VD0	<p>Bidirectional video data bus: during processor Read/write operations data is transferred via VD7-VD0 when chip strobe (CS) is active. These lines are in their high impedance state when CS is inactive. During CRT 9007 DMA operations, data from video memory is input via VD7-VD0 when a new row table address is being retrieved or when the attribute latch is being updated in the attribute assemble mode. VD7-VD0 are outputs when the external row buffer is updated with a new attribute in the attribute assemble mode.</p>
25	Chip strobe	CS	<p>Input; this signal when active low, allows the processor to read or write internal CRT 9007 registers. When reading from an internal CRT 9007 register, the chip strobe (CS) enables the output drivers. When writing to an internal CRT 9007 register, the trailing edge of this signal latches the incoming data. Figure 2 shows all processor read/write timing.</p>
26	Reset	RST	<p>Input; this active low signal puts the CRT 9007 into a known, inactive state and insures that the horizontal sync (HS) output is inactive. Activating this input has the same effect as a RESET command. After initialization, a START command causes normal CRT 9007 operation. See processor addressable registers section, Register 16 for the reset state definition.</p>
27	Interrupt	INT	<p>Output; an interrupt to the processor from the CRT 9007 occurs when this signal is active high. The interrupt returns to its inactive low state when the status register is read.</p>

DESCRIPTION OF PIN FUNCTIONS CONT'D

CRT INTERFACE:

PIN NO.	NAME	SYMBOL	FUNCTION
11	Visible Line Time	VLT	Output; this signal is active high during all visible scan lines and during the horizontal retrace times at vertical retrace. This signal can be used to gate the character clock (CCLK) when supplying data to a character generator from a single or double row buffer.
12	Vertical Sync	VS	Open drain output; this signal determines the vertical position of displayed text by initiating a vertical retrace. Its position and pulse width are user programmable. The open drain allows the vertical frame rate to be synchronized to the line frequency when using monitors with DC coupled vertical amplifiers. If the VS output is pulled active low externally before the CRT 9007 itself initiates a vertical sync, the CRT 9007 will start its own vertical sync at the next leading edge of horizontal sync (HS).
13	Horizontal Sync	HS	Open drain output; this signal determines the horizontal position of displayed text by initiating a horizontal retrace. Its position and pulse width are user programmable. During hardware and software reset, this signal is inactive high. The open drain allows the horizontal scan rate to be synchronized to an external source. If the HS output is pulled low externally before the CRT 9007 itself initiates a horizontal sync, the CRT 9007 will start its own horizontal sync on the next character clock (CCLK).
14	Character Clock	CCLK	Input; this signal defines the character rate of the screen and is used by the CRT 9007 for all internal timing. A minimum high voltage of 4.3V must be maintained for proper chip operation.
15	Data Row Boundary	DRB	Output; this signal is active low for one full scan line (from VLT trailing edge to VLT trailing edge) at the top scan line of each new data row. This signal can be used to swap buffers in the double row buffer mode. It indicates the particular horizontal retrace time that the CRT 9007 outputs addresses (VA13-VA0) for single row buffer operation.
34	Cursor	CURS	Output; this signal marks the cursor position on the screen as specified by the horizontal and vertical cursor registers. The signal is active for one character time at the particular character position for all scan lines within the data row. For double height or width characters, this signal is active for 2 consecutive CCLK's in every scan line within the data row. For double height characters, this signal can be programmed to be active at the proper position for 2 consecutive data rows. CURS is also used to signal either a double height or double width data row by becoming active during the horizontal retrace (CBLANK active) prior to a double height or double width scan line. The time of activation and deactivation is a function of the addressing mode, buffer configuration and the scan line number. See section of Double height/width for details.
35	Composite Blank	CBLANK	Output. This signal when active high, indicates that a retrace (either horizontal or vertical) will be performed. The signal remains active for the entire retrace interval as programmed. It is used to blank the video to a CRT.

USER SELECTABLE PINS: (see Tables 4 and 5)

PIN NO.	NAME	SYMBOL	FUNCTION
28, 29, 30, 31	Scan Line 3-Scan Line 0	SL3-SL0	Output; these 4 signals are the direct scan line counter outputs, in binary form, that indicate to the character generator the current scan line. These signals continue to be updated during the vertical retrace interval. SL3 and SL0 are the most and least significant bits respectively.
28	Direct Memory Access Request	DMAR	Output; this signal is the DMA request issued by the CRT 9007. It will only become active if the acknowledge (ACK) input is inactive. It remains active high throughout the entire DMA operation.
28	Vertical Blank	VBLANK	Output; this signal is active high only during the vertical retrace period.
29	Write Buffer Enable	WBEN	Output; this active high signal is used to gate the clock feeding the write buffer in a double row buffer configuration.
29 or 32	Composite Sync	CSYNC	Output; this signal provides a true RS-170 composite sync waveform with equalization pulses and vertical serrations in both interlace and noninterlace formats. Figure 3 illustrates the CSYNC output in both interlaced and noninterlaced formats.
30	Scan Line Gate	SLG	Output; this active low signal is used as a clock gate. It captures the correct 5 or 6 CCLK's and, in conjunction with SLD (pin 31), allows scan line information to be loaded serially into an external shift register.
31	Scan Line Data	SLD	Output; this signal allows one to load an external shift register with the current scan line count. The count is presented least significant to most significant bit during the 5 or 6 CCLK's framed by SLG. With this form of scan line representation, it is possible to define up to 32 scan lines per data row. The external shift register must be at least 5 bits in length. Even though 6 shifts can occur one should only use the 5 last bits shifted to define the scan line count. The extra shift occurs in interlace or double height character mode to allow the scan line count to be adjusted to its proper value. Figures 4 and 5 illustrate the serial scan line timing.
32	Light Pen Strobe	LPSTB	Input; this signal strobes the current row/column position into the light pen register at its positive transition.
33	Acknowledge	ACK	Input; this active high signal acknowledges a DMA request. It indicates that the processor bus has entered its high impedance state and the CRT 9007 may access video memory. It is not recommended to deactivate this signal during a CRT 9007 DMA cycle because the CRT 9007 will not shut down in a predictable amount of time.
33	Three State Control	TSC	Input; this signal, when active low, places VA13-VA0 in their high impedance state.

OPERATION MODES

Single Row Buffer Operation

The CRT 9007 configured with a CRT 9006 Single Row Buffer is shown in figure 6. The use of the CRT 9006 Single Row Buffer requires that the buffer be loaded at the video painting rate during the top scan line of each data row. However, after the CRT 9006 is loaded, the CRT 9007 address lines enter their high impedance state for the remaining N-1 scan lines of the data row, thereby permitting full proces-

sor access to memory during these scan lines. The percentage of total memory cycles available to the processor is approximately $[(N-1)/N] \times 100$ where N is the total number of scan lines per data row. For a typical system with 12 scan lines per data row this percentage is 92%. Figure 7 illustrates typical timing for the CRT 9007 used with the CRT 9006 Single Row Buffer.




FIGURE 6: CRT 9007 CONFIGURATION WITH SINGLE ROW BUFFER




FIGURE 7: CRT 9007 SINGLE ROW BUFFER TIMING (32 CHARACTERS PER DATA ROW)

Double Row Buffer Operation

Figure 8 shows the CRT 9007 used in conjunction with a CRT 9212 Double Row Buffer. The Double Row Buffer has a read buffer which is read at the painting rate of the CRT during each scan line in the data row. While the read buffer is being read and supplying data to the character generator for the current displayed data row, the write buffer is being loaded with the next data row to be displayed. This arrangement allows for relaxed write timing to the write buffer as it may be filled in the time it takes for N scan lines on the CRT to be painted where N is the number of scan lines per data row. Used in this configuration, the CRT 9007 takes advantage of the relaxed write buffer timing by stealing memory cycles from the processor to fill the write buffer (Direct memory access operation). The CRT 9007 sends the DMAR (DMA request) signal, awaits an ACK (acknowledge) signal and then drives out on VA13-VA0 the address at which the next video data resides. The CRT 9007 then activates the WBEN (write buffer enable) signal to write the data into the buffer. If for example there are 80 characters per data row, the CRT 9007 performs 80 DMA operations. The user has the ability to program the number of DMA cycles performed during each DMAR-ACK sequence, as well as

the delay between each DMAR-ACK sequence, via the DMA CONTROL REGISTER (RA). If 8 DMA operations are performed for each ACK received, 10 such DMAR-ACK sequences must be performed to completely fill the write buffer. The programmed delay allows the user to evenly distribute the DMA operations so as not to hold up the processor for an excessive length of time. This feature also permits other DMA devices to be used and allows the processor to respond to real time events. In addition, the user has the ability to disable the CRT 9007 DMA mechanism. Figure 9 illustrates typical timing for the CRT 9007 used with the CRT 9212 Double Row Buffer.

Since the CRT 9212 Double Row Buffer has separate inputs for read and write clocks (RCLK, WCLK), it is possible to display proportional character widths (variable number of dots per character) by reading out the buffer at a character clock rate determined by the particular character. The writing of the buffer can be clocked from a different and constant character clock. Figure 10 illustrates the CRT 9007 used with two double row buffers and a CRT 9021 Video Attributes Controller chip to provide proportional character display.




FIGURE 8: CRT 9007 CONFIGURATION WITH DOUBLE ROW BUFFER




FIGURE 9: CRT 9007 DOUBLE ROW BUFFER TIMING (32 CHARACTERS PER DATA ROW)






FIGURE 10: CRT 9007 CONFIGURATION FOR PROPORTIONAL CHARACTER DISPLAY

Repetitive Memory Addressing Operation

In this operation mode, the CRT 9007 will repeat the sequence of video addresses for every scan line of every data row. The CRT 9007 address bus will enter its high impedance state during all horizontal retrace intervals (except the retrace interval at a data row boundary if the CRT 9007 is configured in a row driven addressing mode). This arrangement allows for such low end contention schemes as retrace intervention (the processor is only allowed access to video memory during retrace intervals)


and processor priority (the processor has an unlimited access to video memory). A high end contention scheme can be employed which uses a double speed memory such that in a single character period both the processor and the CRT 9007 are permitted access to video memory at pre-determined time slots. Figure 11 illustrates the CRT 9007 configured with a double speed memory. Typical timing for this mode is illustrated in figure 12.




Attribute Assemble Operation

This configuration allows the user to retain an 8 bit wide video memory in which attributes occupy memory locations but not positions on the CRT. This mode assumes that every other display position in video memory contains an attribute. During one clock cycle, attribute data is latched into the CRT 9007; during the next clock cycle a character location is addressed. The attribute data is driven out along with a WBen signal allowing the character plus its associated attribute to be written simultaneously to two 8 bit double row buffers. Figure 13 illustrates the memory organization used for the Attribute Assemble mode. The first entry in each data row must begin with an attribute.

Figure 14 shows the CRT 9007 configured in the Attribute Assemble mode used with two CRT 9212 Double Row Buffers and 8, 16Kx1 dynamic RAMS. This mode, since it retains an 8 bit wide memory while providing all the advantages of a 16 bit wide memory, lends itself to some cost effective designs using dynamic RAMS. The CRT 9007 will refresh dynamic RAMS because twice the number of the programmed characters per data row are accessed sequentially for each data row.* Figure 15 illustrates typical timing of the CRT 9007 used in the Attribute Assemble mode.



*Note: For 50 Hz operation there usually is about 3 milliseconds extra vertical blanking where refreshing might fail. In this situation the CRT 9007 can be programmed with about 5 more "dummy" data rows while extending the vertical blank signal. This allows the CRT 9007 to start addressing video memory much earlier within the vertical blanking interval and hence provide refresh to the dynamic RAMS. When displaying double height or double width data rows, only half as many sequential locations are accessed each data row and dynamic RAM refresh might fail.



Smooth Scroll Operation

Smooth scroll requires that all or a portion of the screen move up or down an integral number of scan lines at a time. 2 user programmable registers allow one to define the "start data row" and the "end data row" for the smooth scroll operation. A SMOOTH SCROLL OFFSET REGISTER (R17), when used in conjunction with a CRT 9007 vertically timed interrupt, allows the user to synchronize the update of the offset register to the vertical frame rate. The offset register causes the scan line counter outputs of the CRT 9007 to start at the programmed offset value rather than zero for

the data row that starts the smooth scroll interval. To allow complete flexibility in smooth scroll direction and rate, one can update the offset register in the positive as well as negative direction and can also offset any number of scan lines each frame. Since a smooth scroll can momentarily result in a partial data row consisting of one scan line, the loading of the write buffer under DMA operations for the start and end data row of the smooth scroll operation is forced to occur in one scan line. This condition overrides the programmable DMA CONTROL REGISTER (RA).




FIGURE 15: CRT 9007 ATTRIBUTE ASSEMBLE TIMING (32 CHARACTERS PER DATA ROW)

ADDRESSING MODES

Row Table Addressing



In this addressing mode, each data row in video memory is designated by its own starting address. This provides greater flexibility with respect to screen operations than with other addressing schemes used by previous CRT controllers. The row table, which is a list of starting addresses for each data row, can be configured in one of 2 ways. The choice of row table format is highly dependent upon the particular application and the programmer's preference since each format allows full utilization of the CRT 9007 features.

Contiguous Row Table Format

In this format, the TABLE START REGISTER (RC and RD) points to the address where the row table begins. The contents of the first 2 locations define the starting address of the first data row. These 2 bytes define a 14 bit address where the first byte is the low order 8 bits and the second byte is the high order 6 bits. The 2 most significant bits of the second byte define double height/width characteristics to the current data row. The contents of the third and fourth locations define the address where the second data row begins. Figure 16 illustrates the contiguous row table organization in video memory.

Linked List Row Table Format

In this format the TABLE START REGISTER (RC and RD) points to the memory location which starts the entire addressing sequence into operation. The first byte read is the lower 8 bits and the second byte read is the upper 6 bits of the next data row's start address. The 2 most significant bits of the second byte define double height/width characteristics for the data row about to be read. The third, fourth, fifth, etc., bytes read are the first, second, third, etc., characters of the current data row. Figure 17 illustrates the linked list row table organization in video memory.



Sequential Addressing

In this addressing mode, characters on the display screen are located in successive memory locations. The TABLE START REGISTER (RC and RD) points to the address of the first character of the first data row on the screen. In this mode the TABLE START REGISTER does not point to the start of a table but the start of the screen. As each character

is read by the CRT 9007 for display refresh, the internal video address register is incremented by one to access the next character.

For more versatile systems operation in the sequential addressing mode, SEQUENTIAL BREAK REGISTER 1 (R10) and SEQUENTIAL BREAK REGISTER 2 (R12) may be used to define the data rows at which two additional

sequential display areas begin. Note that DATA ROW END REGISTER (R12) is defined as SEQUENTIAL BREAK REGISTER 2 (R12) for the sequential addressing mode only. The starting addresses for these two additional display areas are defined by AUXILIARY ADDRESS REGISTER 1 (RE and RF) and AUXILIARY ADDRESS REGISTER 2 (R13 and R14). When the raster begins painting a data row equal to the number programmed in one of the sequential break registers, the CRT 9007 addresses the video memory sequentially starting with the address specified by the corresponding auxiliary address register. Figure 18 illustrates a display with 80 characters per data row having sequential breaks at data rows 3 and 6.

Using the sequential addressing mode with 2 breaks, it is possible to roll a portion of the screen and keep the rest of the screen stable. Double height/width characteristics can be attached to the 2 sequentially addressed screens defined by SEQUENTIAL BREAK REGISTERS 1 and 2 by using the 2 most significant bits of AUXILIARY ADDRESS REGISTERS 1 and 2. See the description of these 2 registers for their bit definition.

TABLE START REGISTER = 1000
 AUXILIARY ADDRESS REGISTER 1 = 2000
 AUXILIARY ADDRESS REGISTER 2 = 0800
 SEQUENTIAL BREAK REGISTER 1 = 3
 SEQUENTIAL BREAK REGISTER 2 = 6

Data Row	Address range
0	1000 to 104 F
1	1050 to 109F
2	10A0 to 10EF
3	2000 to 204F (Break 1)
4	2050 to 209F
5	20A0 to 20EF
6	0800 to 084F (Break 2)
7	0850 to 089F
8	08A0 to 08EF
	○
	○
	○

Figure 18: Sequential Addressing Example With Two Breaks

Double Height/Width Operation

When double height/width characters (2XH/2XW) are displayed, the following will occur:

1. the CRT 9007 will address half as many characters for each data row by incrementing its address every other character clock.
2. the high speed video shift register supplying serial video to the CRT must shift out dots at half frequency.
3. For double height, the scan line counter outputs (SL3-SL0 or SLG, SLD) are incremented every other scan line.

The CRT 9007 is informed of the double height or double width display modes via the 2 most significant bits of the row table address or the 2 most significant bits of the AUXILIARY ADDRESS registers depending on the selected addressing mode. In any case, once the information is obtained by the CRT 9007, it must initiate the 3 tasks listed above. Tasks 1 and 3 are performed as appropriate and task 2 is performed using the CURS output of the CRT 9007 during CBLANK (horizontal retrace) to signal the external logic that a change in the dot shift frequency is required. The exact time of activation and deactivation of the CURS signal during horizontal retrace is a function of addressing mode, operation mode and actual scan line number to be painted. Tables 1 and 2 show the cursor activation and deactivation times as a function of the buffer configuration and addressing mode for the top scan line of a new data row. Tables 1 and 2 assume a cursor skew of zero. A cursor skew will effect the cursor position during trace as well as retrace time. For all subsequent scan lines, the CURS signal is activated 3 CCLK's after VLT trailing edge and stays active for exactly 1 CCLK assuming no cursor skew. When the cursor is placed on a double height or double width data row, it will become active for 2 CCLK's to allow the cursor to be displayed as double width. If the cursor position is programmed to reside

in the top half of a double height data row, it may become active for all scan lines in both the current and next data row to allow the cursor to be displayed as double height.

For row driven addressing, a particular data row or pair of data rows can appear in one of the following ways as a function of the two most significant bits of the row table address (bits 15 and 14).

- Single height, single width (Row table address bits 15, 14 = 00). The CRT 9007 will display the particular data row as single height, single width.
- Single height, double width (Row table address bits 15, 14 = 01). The CRT 9007 will display the particular data row as single height double width by accessing half as many characters as appear in a single width data row. The CURS signal becomes active during horizontal retrace in the manner described previously.
- Double height, double width top half (Row table address bits 15, 14 = 10). In addition to providing the special timing associated with single height double width data rows, the scan line counter is started from zero and incremented every other scan line until N scan lines are painted (N is the number of scan lines per single height data row). In this way, new dot information appears every other scan line and the top half of the data row appears in N scan lines.
- Double Height, Double Width Bottom Half (Row table address bits 15, 14 = 11)—Same as Double Height, Double Width Top except the scan line counter is started from N/2 (or (N-1)/2 if N is odd), and incremented every other scan line until N scan lines are painted. In single row buffer operation, a double height bottom data row can never stand alone and is assumed to follow a double height top data row.

OPERATION MODE	ADDRESSING MODE	
	Row Driven (linked list or contiguous)	Sequential
Repetitive Memory Addressing	1 CCLK after high byte of row table read	1 CCLK after TSC leading edge
Single row buffer	1 CCLK after high byte of row table read	1 CCLK after TSC leading edge
Double row buffer	1 CCLK after high byte of row table read	1 CCLK after ACK leading edge

Table 1: Double Height/Width CURS activation for top scan line of new data row.

OPERATION MODE	ADDRESSING MODE	
	Row driven (linked list or contiguous)	Sequential
Repetitive Memory Addressing	at the leading edge of VLT	at the leading edge of VLT
Single row buffer	at the leading edge of VLT	at the leading edge of VLT
Double row buffer	1 CCLK after leading edge of CURS	1 CCLK after leading edge of CURS

Table 2: Double Height/Width CURS deactivation for top scan line of new data row.

PROCESSOR ADDRESSABLE REGISTERS

All CRT 9007 registers are selected by specifying the address on VA5-0 and asserting CS. All 14 bit registers are written or read as two consecutive 8 bit registers addressed low byte first. Only the VERTICAL CURSOR REGISTER and the HORIZONTAL CURSOR REGISTER are read/write registers with 2 different addresses for read or write operations. The register address assigned to each register represents the actual address in hexadecimal form that must appear on VA5-0. Figure 2 illustrates all processor to CRT 9007 register timing. Tables 3a, 3b, and 3c summarize all register bits and provide register addresses.

HORIZONTAL TIMING REGISTERS

The following 4 registers define the horizontal timing parameters. Figure 19 relates the horizontal timing to these registers.

CHARACTERS PER HORIZONTAL PERIOD (R0)

This 8 bit write only register, programmed in units of character times, represents the total number of characters in the horizontal period (trace plus retrace time). This register is programmed with the binary number N where N is the total characters in the horizontal period. The horizontal period should not be programmed for less than 12 characters.

CHARACTERS PER DATA ROW (R1)

This 8 bit write only register, programmed in units of char-

acter times, represents the number of displayable characters during the horizontal trace interval. The difference R0 minus R1 represents the number of character times reserved for horizontal retrace. This register is programmed with the binary number (N-1) where N is the displayable characters per data row.

HORIZONTAL DELAY (R2)

This 8 bit write only register, programmed in units of character times, represents the time between the leading edge of horizontal sync and leading edge of VLT. This register is programmed with N where N represents the time of horizontal delay. By programming this time greater than the horizontal blank interval, one can obtain negative front porch (horizontal sync begins before the horizontal blank interval).

HORIZONTAL SYNC WIDTH (R3)

This 8 bit write only register defines the horizontal sync width in units of character times. The start of the sync pulse is defined by the HORIZONTAL DELAY REGISTER and the end is independent of the start of the active display time. This register is programmed with N where N is the horizontal sync width. However this register must be programmed less than or equal to $\lfloor (A/2) - 1 \rfloor$ where A is the programmed contents of REGISTER 0 rounded to the smallest even integer.

VERTICAL TIMING REGISTERS

The following 5 registers define the vertical timing parameters. Figure 20 relates the vertical timing to these registers.

VERTICAL SYNC WIDTH (R4)

This 8 bit write only register defines the vertical sync width in units of horizontal periods. The start of this signal is defined by the delay register (R5) and the end is independent of the start of the active display time. This register is programmed with N where N is the vertical SYNC width.

VERTICAL DELAY (R5)

This 8 bit write only register, programmed in units of horizontal periods, represents the time between the leading edge of vertical sync and the leading edge of the first VLT after the vertical retrace interval. This register is programmed with (N-1) where N represents the time of the vertical delay.

VISIBLE DATA ROWS PER FRAME (R7)

This 8 bit write only register defines the number of data rows

displayed on the screen. This register is programmed with (N-1) where N is the number of data rows displayed.

SCAN LINES PER DATA ROW (R8)

The 5 LSBs of this write only register define the number of scan lines per data row. These 5 bits are programmed with (N-1) where N is the number of scan lines per data row. When programming for scan lines per data row greater than 16, only the serial scan line pin option (SLD, SLG) can be used.

SCAN LINES PER VERTICAL PERIOD (R8; R9)

Registers R9 and the 3 most significant bits of R8 define the number of scan lines for the entire frame. R8 contains the 3 most significant bits of the 11 bit programmed value and R9 contains the 8 least significant bits of the 11 bit programmed value. The 11 bits are programmed with N where N is the number of scan lines per frame. In the 2 interlace modes, the programmed value represents the number of scan lines per field.




FIGURE 19: CRT 9007 HORIZONTAL TIMING




FIGURE 20: CRT 9007 VERTICAL TIMING

PIN CONFIGURATION/SKEW BITS REGISTER (R6)

This 8 bit write only register is used to select certain pin configurations and to skew (delay) the cursor and the blank signals independently with respect to the video signal sent to the monitor. The bits take on the following definition:

Bit 7, 6 (Pin Configuration)

These 2 bits, as illustrated in tables 4 and 5, define all pinout configurations as a function of double row buffer mode and non double row buffer mode. (The buffer mode is defined in the CONTROL REGISTER bits 3, 2, and 1.) The attribute assemble mode is assumed to be a double row buffer mode and obeys table 4.

Bits 5, 4, 3 (Cursor skew)

These three bits define the number of character clocks the cursor signal is skewed (delayed) from the VLT signal. The

REGISTER R6 BITS		CRT 9007 PIN NUMBER					
7	6	28	29	30	31	32	33
0	1	DMAR	WBEN	SLG	SLD	CSYNC	ACK
1	1	DMAR	WBEN	SLG	SLD	LPSTB	ACK
0	0	NOT PERMITTED					
1	0	NOT PERMITTED					

Table 4: Pin configuration for double row buffer and attribute assemble modes.

VLT signal is active for all characters within a data row and a non skewed cursor will always become active within the active VLT time at the designated position. The cursor can be skewed from 0 to 5 character clocks (Bits 5, 4 and 3 programmed from 000 to 101, bit 5 is the most significant bit; bit 3 is the least significant bit). For double height/width data rows, the cursor signal appearing during horizontal retrace is also skewed as programmed.

Bits 2, 1, 0 (Blank skew)

These three bits define the number of character clocks the horizontal blank component of the CBLANK signal is skewed (delayed) from the VLT signal. The edges of VLT will line up exactly with the edges of the horizontal component of the CBLANK signal if no skew is programmed. The CBLANK can be skewed from 0 to 5 character clocks (Bits 2, 1 and 0 programmed from 000 to 101, bit 2 is the most significant bit; bit 0 is the least significant bit).

REGISTER 6 BITS		CRT 9007 PIN NUMBER					
7	6	28	29	30	31	32	33
0	0	SL3	SL2	SL1	SL0	CSYNC	TSC
1	0	SL3	SL2	SL1	SL0	LPSTB	TSC
1	1	VBLANK	CSYNC	SLG	SLD	LPSTB	TSC
0	1	NOT PERMITTED					

Table 5: Pin configuration for Single Row Buffer and Repetitive Memory Addressing Modes.

DMA CONTROL REGISTER (RA)

This 8 bit write only register allows the user to set up a DMA burst count and delay as well as disable the DMA mechanism of the CRT 9007. The register bits have the following definition:

Bit 7 (DMA Disable)

A logic one will immediately force the CRT 9007 DMA request to the inactive level and the CRT 9007 address bus (VA13-VA0) will enter its high impedance state. After enabling the DMA mechanism by setting this bit to a logic zero, a start command must be issued (see START COMMAND, R15).

Bits 6, 5, 4 (DMA Burst Delay)

These 3 bits define the number of clock delays (\overline{CCLK}) between successive DMAR-ACK sequences. Bit 6 is the most and bit 4 is the least significant bit respectively. When programmed with a number N, the CRT 9007 will delay for 4 (N + 1) clock cycles before initiating another DMA request. If 111 is programmed, however, this will result in a zero delay allowing all characters to be retrieved from video RAM in one DMA burst regardless of the value programmed for the DMA burst count.

Bits 3, 2, 1, 0 (DMA Burst Count)

These 4 bits define the number of DMA operations in one DMAR-ACK sequence. Bit 3 is the most and bit 0 is the least significant bit respectively. When programmed with a number N, the CRT 9007 will produce 4 (N + 1) DMA cycles before relinquishing the bus. When programmed with 0000, the minimum DMA Burst will occur ($4 \times 1 = 4$) and when programmed with 1111 the maximum DMA Burst will occur ($4 \times 16 = 64$). When bits 6, 5, and 4 are programmed with 111, no DMA delay will occur and the Burst count will equal the number of programmed characters per data row as specified in R1. Refer to figures 9 and 15 which illustrate a DMA burst of 16 and a DMA delay of 8 for double row buffer and attribute assemble modes respectively. For single row buffer operation, no DMA delay is permitted and bits 6, 5, 4 must be programmed with 000.

CONTROL REGISTER (RB)

This 7 bit write only register controls certain frame operations as well as specifying the operation mode used. Internal to the CRT 9007, this register is double buffered. Changes in the register are reflected into the CRT 9007 at a particular time during vertical retrace. This allows the user to update the CONTROL REGISTER at any time without running the risk of destroying the frame or field currently being painted.

The bits take on the following definition:

Bit 6 (PB/SS)

- = 0; The smooth scroll mechanism is enabled permitting the SMOOTH SCROLL OFFSET REGISTER (R17) to be loaded in the scan line counter (SL3-0 or SLG, SLD signals) allowing for a scroll on the screen of a predetermined number of scan lines per frame or field. The starting and ending of the smooth scroll operation is defined by the DATA ROW START REGISTER (R11) and DATA ROW END REGISTER (R12) respectively.
- = 1; The page blank mechanism is enabled. The CBLANK signal is made active high for a continuous period of time starting and ending at the data row defined by the DATA ROW START REGISTER (R11) and DATA ROW END REGISTER (R12) respectively.

Bits 5, 4 (Interlace)—these 2 bits define one of 3 displayed modes as illustrated in figure 21

- = 00; Non interlaced display
- = 10; Enhanced video interlace. This display mode will produce an interlaced frame with the same dot information painted in adjacent odd/even scan lines.
- = 11; Normal video interlace. This display mode will produce an interlaced frame with odd scan lines of characters displayed in odd fields and even scan lines displayed in even fields. This mode can be used to allow the screen to show twice as many data rows at half the height since it effectively doubles the character density on the screen.
- = 01; This combination is not permitted.

Bits 3, 2, 1 (Operation modes): These 3 bits define the various buffer configuration modes as follows:

- = 000; (Repetitive memory addressing)—In this mode the address information (VA13-VA0) appears during every visible scan line and the address bus enters its high impedance state during all retrace intervals. When using a row driven addressing mode (linked list or contiguous), the address bus is in the high impedance state for all retrace intervals except the horizontal retrace interval prior to the top scan line of a new data row. This period can be distinguished from other retrace intervals because the DRB (data row boundary) signal is active.
- = 001; (Double row buffer)—In this mode, the CRT 9007 will address a particular data row from video memory one data row prior to the time when it is displayed on the CRT. During vertical retrace, the first data row is retrieved and loaded into the double row buffer. At the next data row boundary (in this case at the end of vertical retrace), the first data row feeds the character generator while the second data

row is retrieved from video memory. The address bus will enter its high impedance state in accordance with the DMA mechanism for address bus arbitration.

- = 100; (Single row buffer)—In this mode, during the first scan line of each data row, the CRT 9007 will address video memory, load the buffer and feed the character generator at the painting rate of the CRT. If the CRT 9007 is used in a row driven addressing mode, it will drive the address bus during the retrace period prior to the first scan line of each data row in order to retrieve the row table address. It will automatically enter the high impedance state at the end of the first visible scan line of each data row. If the CRT 9007 is used in a sequential addressing mode, it will drive the address bus only during the visible line time of the first scan line of each data row.
- = 111; (Attribute assemble)—In the attribute assemble mode, character data and attribute data are shared in consecutive alternating byte locations in memory. When the CRT 9007 reads an attribute byte, it loads it into its internal attribute latch. During the next memory access, a character byte is fetched. At this time the CRT 9007 isolates its bus from the main system bus and outputs the previously latched attribute. A WBEN signal is produced during every character byte fetch to allow the character and its associated attribute to be simultaneously latched into two double row buffers. This mode assumes that there exists twice as many byte locations as there are displayable character positions on the CRT. The first byte of every data row is assumed to be an attribute.

All other combinations of the CONTROL REGISTER bits 3, 2, 1 are not permitted.

Bit 0 (2XC/1XC): This bit allows for either single or double height cursor display when the cursor is placed within a double height data row as follows:

- = 1; (Single height cursor)—The CURS signal will appear during every scan line for single height data rows and will appear only during the top half or bottom half of a double height data row depending upon where the VERTICAL CURSOR REGISTER (R18, R38) defines the CURSOR data row.
- = 0; (Double height cursor)—If the VERTICAL CURSOR REGISTER (R18, R38) places the cursor in the top half of a double height data row, the CURS signal will appear during every scan line of the top half (the current data row) and the bottom half (the next data row) of the double height data row. If the cursor is placed in the bottom half of a double height data row or if it is placed in a single height data row, the CURS signal will only appear during the one particular data row.




TABLE START REGISTER (RC AND RD)

This 16 bit write only register contains a 14 bit address which is used in a variety of ways depending on the addressing mode chosen; the 2 remaining bits define the addressing mode. Register C contains the lower 8 bits of the 14 bit address. The 6 least significant bits of register D contain the upper 6 bits of the 14 bit address. The 2 most significant bits of register D define four addressing modes as follows:

Register D bits 7, 6:

- = 00; (Sequential addressing mode)—The CRT 9007 will address video memory in a sequential fashion starting with the 14 bit address contained in REGISTER D bits 5-0 and REGISTER C bits 7-0. One break is allowed in the sequential addressing scheme as defined by SEQUENTIAL BREAK REGISTER 1 (R10) and AUXILIARY ADDRESS REGISTER 1 (RE and RF).
- = 01; (Sequential roll addressing mode)—The CRT 9007 will address video memory in a sequential fashion starting with the 14 bit address contained in REGISTER D bits 5-0 and REGISTER C bits 7-0. SEQUENTIAL BREAK REGISTER 1 and AUXILIARY ADDRESS REGISTER 1 can be used to cause one sequential break as described in the sequential addressing mode. A second break in the sequential addressing can be defined by SEQUENTIAL BREAK REGISTER 2 (R12) and AUXILIARY ADDRESS REGISTER 2 (R13 and R14) permitting up to 3 separate sequentially addressed screens to be painted.
- = 10; (Contiguous row table mode)—The CRT 9007 will address video memory according to the contiguous row table format. The 14 address bits contained in REGISTER D bits 5-0 and REGISTER C bits 7-0 define an address that points to the beginning of the contiguous row table.
- = 11; (Linked list row table mode)—The CRT 9007 will address video memory according to the linked list row table format. The 14 address bits contained in REGISTER D bits 5-0 and REGISTER C bits 7-0 define the address at which the second row table entry and the first data row reside.

AUXILIARY ADDRESS REGISTER 1 (RE and RF)

This 16 bit write only register contains a 14 bit address. The 6 least significant bits of REGISTER F contain the upper order 6 bits of the 14 bit address and REGISTER E contains the 8 lower order bits of the 14 bit address. When the current data row equals the value programmed in SEQUENTIAL BREAK REGISTER 1 (R10) the remainder of the screen is addressed sequentially starting at the 14 bit address specified in this register. This sequential break overrides any row driven addressing mode used prior to the sequential break.

The 2 most significant bits of REGISTER F allow one to attach double height and/or double width characteristics to every data row in this sequentially addressed area in the following way:

For Double row buffer or attribute assemble mode REGISTER F Bits 7, 6

- = 00; single height single width
- = 01; single height double width
- = 10; even data rows are double height double width top half odd data rows are double height double width bottom half
- = 11; odd data rows are double height double width top half even data rows are double height double width bottom half

For Single row buffer or repetitive memory addressing mode REGISTER F Bits 7, 6

- = 00; single height single width
- = 01; single height double width
- = 10; odd data rows are double height double width top half even data rows are double height double width bottom half
- = 11; even data rows are double height double width top half odd data rows are double height double width bottom half

SEQUENTIAL BREAK REGISTER 1 (R10)

This 8 bit write only register defines the data row number in which a new sequential video address begins as specified by AUXILIARY ADDRESS REGISTER 1 (RE and RF). To disable the use of this break, the register should be loaded with a data row count greater than the number of displayable data rows on the screen.

DATA ROW START REGISTER (R11)

This 8 bit write only register defines the first data row number at which a page blank or smooth scroll operation will begin. Bit 6 of the CONTROL REGISTER determines if a page blank or smooth scroll operation will occur.

DATA ROW END/SEQUENTIAL BREAK REGISTER 2 (R12)

This 8 bit write only register has a dual function depending on the addressing mode used. For row driven addressing (contiguous or linked list as specified by the 2 most significant bits of the TABLE START REGISTER) this register

defines the data row number which ends either a page blank or smooth scroll operation. The row numerically one less than the row defined by this register is the last data row on which the page blank or smooth scroll will occur. To use the page blank feature to blank a portion of the screen that includes the last displayed data row, this register must be programmed to zero. For sequential addressing, this register can cause a break in the sequential addressing at the data row number specified and a new sequential addressing sequence begins at the address contained in AUXILIARY ADDRESS REGISTER 2.

AUXILIARY ADDRESS REGISTER 2 (R13 and R14)

This 16 bit write only register contains a 14 bit address. The 6 least significant bits of REGISTER 14 contain the upper order 6 bits of the 14 bit address and REGISTER 13 contains the 8 lower order bits of the 14 bit address. In the row driven addressing mode, this register is automatically loaded by the CRT 9007 with the current table address. The two most significant bits of REGISTER 14 specify one of four combinations of row attributes (for example double height

double width) on a row by row basis. Refer to the section entitled Double Height/Double Width operation for the meaning of these 2 bits. In the sequential addressing mode, this register can be loaded by the processor with a 14 bit address and a 2 bit row attributes field. The bit positions are identical for the row driven addressing mode. When the current data row equals the value programmed in DATA ROW END/SEQUENTIAL BREAK REGISTER 2 (R12), the remainder of the screen is addressed sequentially starting at the location specified by the programmed 14 bit address. The 2 most significant bits of register 14 allow one to attach double height and or double width characteristics to every data row in this sequentially addressed area. The bit definitions take on the same meaning as the 2 most significant bits of AUXILIARY ADDRESS REGISTER 1 and affect the display in an identical manner.

START COMMAND (R15)

After all vital screen parameters are loaded, a START command can be initiated by addressing this dummy register location within the CRT 9007. A START command must be issued after the DMA mechanism is enabled (DMA CONTROL REGISTER bit 7).

RESET COMMAND (R16)

The CRT 9007 can be reset via software by addressing this dummy location. Activation of the RST input pin or initiating this software command will effect the CRT 9007 in an identical manner. The reset state of the CRT 9007 is defined as follows:

CRT 9007 outputs	Reset state
VA13-0	High impedance
VD7-0	High impedance
HS	High
VS	High
CBLANK	High
CUS	Low
VLT	Low
DRB	High
INT	Low
Pin 28	Low
Pin 29	Low
Pin 30	Low
Pin 31	Low
Pin 32	Low

SMOOTH SCROLL OFFSET REGISTER (R17)

This register is loaded with the scan line offset number to allow a smooth scroll operation to occur. The offset register causes the scan line counter output of the CRT 9007 to start at the programmed value rather than zero for the data row that starts the smooth scroll interval. The start is specified in the DATA ROW START REGISTER (R11). Typically, this register is updated every frame and it ranges from zero (no offset) to a maximum of the programmed scan lines per data row (maximum offset). For example, if 12 scan lines per data row are programmed (scan line 0 to scan line 11) an offset of zero will cause an unscrolled display. An offset of one will cause a display starting at scan line 1 and ending at scan line 11 (eleven scan lines total). An offset of eleven will cause a display starting at scan line eleven.

The next scan line will be zero, starting the subsequent data row. To allow smooth scroll of double height rows, the programmed range of the register is from zero to twice the programmed scan lines per data row. Whenever the offset register is greater than the programmed scan lines per data row, bit 7 of the register must be set to a logic 1 (offset overflow). It must be set to a logic zero at all other times. The 6 bit offset value occupies bits 6 through 1. Bit 0 must always be programmed with a logic zero. By setting the offset overflow (bit 7) to a logic 1, it is possible to have the bottom half

of a double height data row stand alone in Single Row Buffer Mode by programming the scrolled data row as double height top half and loading R17 with the proper value.

VERTICAL CURSOR REGISTER (R18 or R38)

This 8 bit read/write register specifies the data row in which the cursor appears. To write into this register it is addressed as R18 and to read from this register it is addressed as R38.

HORIZONTAL CURSOR REGISTER (R19 or R39)

This 8 bit read/write register specifies the character position in which the cursor appears. To write into this register it is addressed as R19 and to read from this register it is addressed as R39.

It should be noted that the vertical and horizontal cursor is programmed in an X-Y format with respect to the screen and not dependant upon a particular location in video memory. The cursor will remain stationary during all scroll operations.

INTERRUPT ENABLE REGISTER (R1A)

This 3 bit write only register allows each of the three CRT 9007 interrupt conditions to be individually enabled or disabled according to the following definition:

Bit 6 (Vertical retrace interrupt)—This bit, when set to a logic one, will cause the CRT 9007 to activate the INT signal when a vertical retrace (i.e., the start of the vertical blanking interval) begins.

Bit 5 (Light pen interrupt)—This bit, when set to a logic one, will cause the CRT 9007 to activate the INT signal when the LIGHT PEN REGISTER (R3B, R3C) captures an X-Y coordinate. This interrupt, which occurs at the beginning of vertical retrace, reflects the occurrence of a LPSTB input on the frame or field just painted. This interrupt need not be enabled when other CRT 9007 interrupt conditions are enabled since the STATUS REGISTER (R3A) will flag the occurrence of a light pen update and servicing can be done off of other interrupts.

Bit 0 (Frame timer)—This bit, when set to a logic one, allows the CRT 9007 to activate the INT signal once every frame or field at a time when a potential smooth scroll update may occur. In this way the user can use the frame timer interrupt as both a real time clock and can service smooth scroll updates and other frame oriented operations by using the appropriate status bits. This interrupt will occur after the last row table entry is read by the CRT 9007. In single row buffer operation, this will occur one data row before the start of vertical retrace. In double row buffer operation, this will occur two data rows before the start of vertical retrace.

STATUS REGISTER (R3A)

This 5 bit register flags the various conditions that can potentially cause an interrupt regardless of whether the corresponding condition is enabled for interrupt. In this way some or all of the conditions can be reported to the processor via the STATUS REGISTER. If some of the conditions are enabled for interrupt, the processor, in response to an interrupt, simply has to read the STATUS REGISTER to determine the cause of the interrupt. The bit definition of the STATUS REGISTER is as follows:

Bit 7 (Interrupt Pending)—This bit will set when any other status bit, having its corresponding interrupt enabled, experiences a 0 to 1 transition. In this manner, when the processor services a potential CRT 9007 interrupt, it only has to test the interrupt pending bit to determine if the CRT 9007 caused the interrupt. If it did, the individual bits can then be tested to determine the details of the CRT 9007 interrupt. Any noninterruptable status change (corresponding interrupt enable bit reset to a logic 0) will not be reflected in the interrupt pending bit and must be polled by

the processor in order to provide service. The interrupt pending bit is reset when the status register is read. All other bits except Light Pen Update are reset to a logic 0 at the end of the vertical retrace interval. The light pen update bit is reset to a logic 0 when the HORIZONTAL LIGHT PEN REGISTER is read.

Bit 6 (Vertical Retrace)—A logic 1 indicates that a vertical retrace interval has begun.

Bit 5 (Light Pen Update)—A logic 1 indicates that a new coordinate has been strobed into the LIGHT PEN REGISTER. It is reset to a logic zero when the HORIZONTAL LIGHT PEN REGISTER is read. The light pen coordinates may have to be modified via software depending on light pen characteristics.

Bit 2 (odd/even)—For a normal video interlaced display, this bit is a logic 1 when the field about to be painted is an odd field and is a logic zero when the field about to be painted is an even field.




Bit 0 (Frame timer occurred)—This bit becomes a logic 1 either one or two data rows before the start of vertical retrace. Since this bit is set when the CRT has finished reading the row table for the frame or field just painted, it permits row table manipulation to start at the earliest possible time.

VERTICAL LIGHT PEN REGISTER (R3B)

This 8 bit read only register contains the vertical coordinate captured at the time the CRT 9007 received a light pen strobe signal (LPSTB).

HORIZONTAL LIGHT PEN REGISTER (R3C)

This 8 bit read only register contains the horizontal coordinate captured at the time the CRT 9007 received a light pen strobe signal. When a coordinate is captured, the appropriate status bit is set and further transitions on LPSTB are ignored until this register is read. The reading of this register will reset the light pen status bit in the STATUS REGISTER. The captured coordinate may have to be modified in software to allow for light pen response.



MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-55°C to +150°C
Lead Temperature (soldering, 10 sec.)	+325°C
Positive Voltage on any Pin, with respect to ground	+15V
Negative Voltage on any Pin, with respect to ground	-0.3V

*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists it is suggested that a clamp circuit be used.

DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
Input voltage Low High High	2.0 4.3		0.8	V V V	all inputs except $\overline{\text{CCLK}}$ CCLK input
Output voltage Low High	2.4		0.4	V V	$I_{OL} = 1.6\text{ mA}$ $I_{OH} = 40\mu\text{A}$
Input leakage current I_{L1} I_{L2}			10 50	μA μA	$0 \leq V_{IN} \leq V_{CC}$; excluding $\overline{\text{CCLK}}$ $0 \leq V_{IN} \leq V_{CC}$; for CCLK
Input capacitance C_{IN1} C_{IN2}		10 25		pF pF	all inputs except $\overline{\text{CCLK}}$ CCLK input
Power supply current I_{CC}		100		mA	

AC ELECTRICAL CHARACTERISTICS³ $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
Clock t_{CY} clock period t_{CKL} clock low t_{CKH} clock high t_{CKR} clock rise time t_{CKF} clock fall time	250 23 203		10	ns ns ns ns	measured from 10% to 90% points measured from 90% to 10% points
Output delay ¹ t_{O1} t_{O2} t_{O3} t_{O4} t_{VA} t_{OSL} t_{O5} t_{O6} t_{OSY} t_{VDS} t_{VDH} t_{VDO} t_{SLG} t_{SLD}	50 0		125 125 150 150 100 500 185 185 185 185 185 185 185	ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns	measured to the 2.3V or 0.5V level on VA13-VA0 valid for loading auxiliary address register 2 or the attribute latch $C_L = 50\text{pF}$
Processor Read/write ² t_{AS} t_{AH} t_{PW} t_{PDS} t_{PDH} t_{PDA} t_{PDH} t_{RR}	100 0 155 100 0 10		140 50 400	ns ns ns ns ns ns ns ns	
Miscellaneous timing t_{ATS} t_{RW}			125 $4t_{CY}$	ns ns	measured from the 0.4V level of ACK or $\overline{\text{TSC}}$ falling edge measured from the 0.4V level falling edge to 0.4V level rising edge

NOTE:

1. Timing measured from the 1.5V level of the rising edge of $\overline{\text{CCLK}}$ to the 2.4V (high) or 0.4V (low) voltage level of the output unless otherwise noted.
2. Reference points are 2.4V high and 0.4V low.
3. Loading on all outputs is 30 pF except where noted.

Register Type	ADDRESS DECODE						BIT DEFINITION								REGISTER NUMBER (HEX)
	VA5	VA4	VA3	VA2	VA1	VA0	D7	D6	D5	D4	D3	D2	D1	D0	
WRITE	0	0	0	0	0	0	CHARACTERS PER HORIZONTAL PERIOD								R0
WRITE	0	0	0	0	0	1	CHARACTERS PER DATA ROW								R1
WRITE	0	0	0	0	1	0	HORIZONTAL DELAY								R2
WRITE	0	0	0	0	1	1	HORIZONTAL SYNC WIDTH								R3
WRITE	0	0	0	1	0	0	VERTICAL SYNC WIDTH								R4
WRITE	0	0	0	1	0	1	VERTICAL DELAY								R5
WRITE	0	0	0	1	1	0	PIN CONFIGURATION		CURSOR SKEW		BLANK SKEW				R6
WRITE	0	0	0	1	1	1	VISIBLE DATA ROWS PER FRAME								R7
WRITE	0	0	1	0	0	0	SCAN LINES/FRAME (B10)		MSB		SCAN LINES PER DATA ROW		LSB		R8
WRITE	0	0	1	0	0	1	(B7)		SCAN LINES PER FRAME		LSB (B0)				R9

Table 3a: CRT 9007 Screen Format Registers

Register Type	ADDRESS DECODE						BIT DEFINITION								REGISTER NUMBER (HEX)
	VA5	VA4	VA3	VA2	VA1	VA0	D7	D6	D5	D4	D3	D2	D1	D0	
WRITE	0	0	1	0	1	0	DMA DIS-ABLE		DMA BURST DELAY		DMA BURST COUNT				RA
WRITE	0	0	1	0	1	1	X	PB/SS	INTERLACE MODES		OPERATION MODES		2XC/1XC		RB
WRITE	0	0	1	1	0	0	TABLE START REGISTER (LS BYTE)								RC
WRITE	0	0	1	1	0	1	ADDRESS MODE		TABLE STRT REGISTER (MS BYTE)				LSB		RD
WRITE	0	0	1	1	1	0	AUXILIARY ADDRESS REGISTER 1 (LS BYTE)								RE
WRITE	0	0	1	1	1	1	ROW ATTRIBUTES		AUXILIARY ADDRESS REGISTER 1 (MS BYTE)				LSB		RF
WRITE	0	1	0	0	0	0	SEQUENTIAL BREAK REGISTER 1								R10
WRITE	0	1	0	0	0	1	DATA ROW START REGISTER								R11
WRITE	0	1	0	0	1	0	DATA ROW END/SEQUENTIAL BREAK REGISTER 2								R12
WRITE	0	1	0	0	1	1	AUXILIARY ADDRESS REGISTER 2 (LS BYTE)								R13
WRITE	0	1	0	1	0	0	ROW ATTRIBUTES		AUXILIARY ADDRESS REGISTER 2 (MS BYTE)				LSB		R14

Table 3b: Control and Memory Address Registers

Register Type	ADDRESS DECODE						BIT DEFINITION								REGISTER NUMBER (HEX)		
	VA5	VA4	VA3	VA2	VA1	VA0	D7	D6	D5	D4	D3	D2	D1	D0			
READ OR WRITE	0	1	0	1	0	1	START COMMAND								R15		
READ OR WRITE	0	1	0	1	1	0	RESET COMMAND								R16		
WRITE	0	1	0	1	1	1	OFFSET OVER-FLOW		OFFSET VALUE				LSB		R17		
WRITE	0	1	1	0	0	0	VERTICAL CURSOR REGISTER (ROW COORD.)								R18 or R19		
READ	1	1	1	0	0	0	HORIZONTAL CURSOR REGISTER (COL COORD.)										
WRITE	0	1	1	0	0	1	X		VERTICAL RE-TRACE		LIGHT PEN		INTERRUPT ENABLE REGISTER		FRAME TIMER	R1A	
READ	1	1	1	0	1	0	INT PENDING		VERTICAL RE-TRACE		LIGHT PEN		STATUS REGISTER		ODD/EVEN	FRAME TIMER	R3A
READ	1	1	1	0	1	1	VERTICAL LIGHT PEN REGISTER (ROW COORD.)								R3B		
READ	1	1	1	1	0	0	HORIZONTAL LIGHT PEN REGISTER (COL COORD.)								R3C		


Table 3c: Cursor, Light Pen, Offset, and Status Registers

Single Row Buffer SRB

FEATURES:

- Low Cost Solution to CRT Memory Contention Problem
- Provides Enhanced Processor Throughput for CRT Display Systems
- Provides 8 Bit Wide Variable Length Serial Memory
- Permits Active Video on All Scan Lines of Data Row
- Dynamically Variable Number of Characters per Data Row — ...64, 80, 132, ... up to a Maximum of 135
- Cascadable for Data Rows Greater than 135 Characters
- Stackable for Invisible Attributes or Character Widths of Greater than 8 Bits
- Three-State Outputs
- 4MHz Typical Read/Write Data Rate
- Static Operation
- Compatible with SMC CRT 5037, CRT 9007, and other CRT Controllers
- 24 Pin Dual In Line Package
- +5 Volt Only Power Supply
- TTL Compatible Inputs and Outputs
- Available in 135 Byte Maximum Length (CRT 9006-135) or 83 Byte Maximum Length (CRT 9006-83)

PIN CONFIGURATION



SECTION IV


APPLICATIONS:

- CRT Data Row Buffer
- Block-Oriented Buffer
- Printer Buffer
- Synchronous Communications Buffer
- Floppy Disk Sector Buffer

GENERAL DESCRIPTION

The SMC Single Row Buffer (SRB) provides a low cost solution to memory contention between the system processor and CRT controller in video display systems. The SRB is a RAM-based buffer which is loaded with character data from system memory during the first scan line of each data row. While data is being written into the RAM it is also being output through the multiplexer onto the Data Output

(DOUT) Lines. During subsequent scan lines in the data row, the system will disable Write Enable (WREN) and cause data to be read out from the internal RAM for CRT screen refresh, thereby releasing the system memory for processor access for the remaining N-1 scan lines where N is the number of scan lines per data row. The SRB enhances processor throughput and permits a flicker-free display of data.




Single Row Buffer Block Diagram



Double Row Buffer DRB

FEATURES

- Low Cost Solution to CRT Memory Contention Problem
- Provides Enhanced Processor Throughput for CRT Display Systems
- Replaces Shift Registers or Several RAM and Counter IC's in CRT Display System
- Permits Display of One Data Row While Next Data Row is Being Loaded
- Data May be Written into Buffer at Less Than the Video Painting Rate
- Double Data Row Buffer Permits Second Data Row to be Loaded Anytime during the Display of the Preceding Data Row
- Permits Active Video on All Scan Lines of Data Row
- Dynamically Variable Number of Characters per Data Row—...64, 80, 132,...up to a Maximum of 135
- Cascadable for Data Rows Greater than 135 Characters
- Stackable for "Invisible Attributes" or Character Widths of Greater than 8 Bits



- Three-State Outputs
- Up to 4 MHz Read/Write Data Rate
- Compatible with SMC CRT 5037, CRT 9007, and other CRT Controllers
- 28 Pin Dual-In-Line Package
- + 5 Volt Only Power Supply
- TTL Compatible

GENERAL DESCRIPTION

The CRT 9212 Double Row Buffer (DRB) provides a low cost solution to memory contention between the system processor and the CRT controller in video display systems.

The CRT 9212 DRB is a RAM-based buffer which provides two rows of buffering. It appears to the system as two octal shift registers of dynamically variable length (2-135 bytes) plus steering logic.

The CRT 9212 permits the loading of one data row

while the previous data row is being displayed. The loading of data may take place during any of the scan line times of the data row. This relaxed time-constraint allows the processor to perform additional processing on the data or service other high priority interrupt conditions (such as a Floppy Disk DMA request) which may occur during a single video scan line. The result is enhanced processor throughput and flicker-free display of data.

MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-55°C to +150°C
Lead Temperature (soldering, 10 sec.)	+325°C
Positive Voltage on any Pin, with respect to ground	+8.0V
Negative Voltage on any Pin, with respect to ground	-0.3V

*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.





ELECTRICAL CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = +5V ± 5%)

PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
DC CHARACTERISTICS					
INPUT VOLTAGE LEVELS					
Low Level V _L			0.8	V	
High Level V _{IH1}	2.0			V	excluding RCLK; WCLK
High Level V _{IH2}	4.2			V	RCLK, WCLK
OUTPUT VOLTAGE LEVELS					
Low Level V _{OL}			0.4	V	
High Level V _{OH}	2.4			V	
INPUT LEAKAGE CURRENT					
High Leakage I _{LH1}			10	μA	excluding OE
Low Leakage I _{LL1}			10	μA	excluding WEN1
High Leakage I _{LH2}			400	μA	WEN1
Low Leakage I _{LL2}			400	μA	OE
INPUT CAPACITANCE					
C _{IN1}		10		pF	excluding RCLK, WCLK
C _{IN2}		15		pF	RCLK, WCLK
POWER SUPPLY CURRENT					
I _{CC}		100		mA	

AC CHARACTERISTICS¹

t _{CYW}	250			ns	Write clock period
t _{CYR}	250			ns	Read clock period
t _{CKH}	200		DC	ns	
t _{CKL}	30			ns	
t _{CKR}			10	ns	measured from 10% to 90% points
t _{CKF}			10	ns	measured from 90% to 10% points
t _{DS}	50			ns	referenced to RCLK
t _{DH}	0			ns	referenced to RCLK
t _{EN1²}	0			ns	
t _{EN2²}	100			ns	
t _{ENH²}	0			ns	
t _{DV}			175	ns	C _L = 50 pF; referenced from WCLK
t _{DOFF}			175	ns	
t _{DON}			175	ns	
t _{OP³}			175	ns	C _L = 30 pF
t _{CS}	100			ns	
t _{CH}	0			ns	
t _{WT⁴}		t _{tcw}			

- 1 - Reference points for all AC parameters are 2.4V high and 0.4V low.
- 2 - For REN, referenced from RCLK; for WEN1 or WEN2 referenced to WCLK.
- 3 - For ROF, referenced from RCLK; for WOF referenced from WCLK.
- 4 - At least 1 WCLK rising edge must occur between CLRcnt or TOG (whichever occurs last) and WEN (= WEN1-WEN2).






FIGURE 5: CRT 9212 CONFIGURED WITH THE CRT 9007 VPAC AND THE CRT 8002 VDAC™




FIGURE 6: CRT 9212 I/O TIMING

DESCRIPTION OF PIN FUNCTIONS

PIN NO.	NAME	SYMBOL	FUNCTION
3-0, 28, 16-13	Data inputs	DIN0-DIN7	DIN0-DIN7 are the data inputs from the system memory.
12-9, 7-4	Data outputs	DOUT0-DOUT7	DOUT0-DOUT7 are the data outputs from the CRT 9212 internal data output latch. Valid information will appear on DOUT0-DOUT7 two RCLK periods after the rising edge of REN. This introduces two pipeline delays when supplying data to the character generator.
17	Read Clock	RCLK	RCLK increments the current "read" address register, clocks data through the "read" buffer and moves data through the internal pipeline at the trailing edge.
18	Toggle Signal	TOG	TOG alternates the function of each buffer between read and write. TOG normally occurs at every data row boundary. Switching of the buffers occurs when both TOG and CLRCNT are low.
19	Clear Counter	CLRCNT	Clear Counter clears the current "read" address counter at the next RCLK positive edge. CLRCNT is normally asserted low at the beginning of each horizontal retrace interval. CLRCNT clears the current "write" address counter when the TOG is active.
20	Read Enable	REN	REN enables the loading of data from the selected "read" buffer into the output latch. Data is loaded when Read Clock is active.
21	Write Overflow	WOF	WOF high indicates that data is being written into the last memory position (position 135). When WOF is high, further writing into the selected "write" buffer is disabled. WOF may be connected to the WEN1 or WEN2 inputs of a second CRT 9212 for cascaded operation where data row lengths of greater than 135 characters are desired. See figure 4.
22	Read Overflow	ROF	The Read Overflow output is high when data is being read from the last memory position (position 135). ROF high disables further reading from the selected "read" buffer. ROF may be connected to the REN input of a second CRT 9212 for cascaded operation where data row lengths of greater than 135 characters are desired. DOUT0-7 will switch into a high impedance state at the second positive transition of RCLK after ROF goes high. See figure 4.
24, 25	Write Enable	WEN1, WEN 2	WEN allows input data to be written into the selected "write" buffer during WCLK active. Both WEN1 and WEN 2 must be high to enable writing. WEN1 has an internal pullup resistor allowing it to assume a high if pin 24 is left open.
26	Output Enable	OE	When the OE input is low, the data outputs DOUT0-DOUT7 are enabled. When OE is high, DOUT0-DOUT7 present a high impedance state. OE has an internal pulldown resistor allowing it to assume a low if pin 26 is left open.
27	Write Clock	WCLK	WCLK clocks input data into the selected "write" buffer and increments the current "write" address register when WEN1 and WEN2 are high.
8	Power Supply	V _{cc}	+ 5 Volt supply
23	Ground	GND	Ground

OPERATION

Figure 1 illustrates the internal architecture of the CRT 9212. It contains 135 bytes of RAM in each of its two buffers. In normal operation, data is written into the input latch on the positive-going edge of Write Clock (WCLK). When both Write Enable (WEN1, WEN 2) signals go high, the next WCLK causes data from the input latch to be written into the selected buffer (1 or 2) and the associated address counter to be incremented by one. Loading of the selected RAM buffer continues until WEN goes inactive or until the buffer has been fully loaded. At the next data row boundary, the Toggle Signal (TOG) will go low. When Clear Counter (CLRCNT) goes low, the next Read Clock (RCLK) will begin to reset both buffer address counters to zero, switching the buffer just loaded from a "write buffer" to a "read buffer", permitting the next row of data to be written into the other buffer. Data from the current "read" buffer is read out of the buffer and to the output latch whenever Read Enable (REN) is high during a Read Clock (RCLK). Each read-out from

the buffer RAM causes the "read" address counter to be incremented. REN is normally high during the entire visible line time of each scan line of the data row. CLRCNT resets the present "read" address counter. The negative edge of CLRCNT is detected by the CRT 9212 and the internal "read" address counter is cleared independent of the CLRCNT pulse width. The CLRCNT input may be tied to the REN input for proper operation.

Figures 2 and 3 illustrate the functional timing for reading and writing the CRT 9212. It is possible to cascade two or more CRT 9212's to allow for data storage greater than 135 bytes by employing the read overflow (ROF) and write overflow (WOF) outputs. Figure 4 illustrates two CRT 9212's cascaded together.

The CRT 9212 is compatible with the CRT 9007 video processor and controller (VPAC™) and the CRT 8002 video display attributes controller (VDAC™). A typical video configuration employing the three parts is illustrated in figure 5.





FIGURE 2: CRT 9212 DOUBLE ROW BUFFER READ TIMING